JPS56144655A - Character-multiplex system time-division multiplexer - Google Patents

Character-multiplex system time-division multiplexer

Info

Publication number
JPS56144655A
JPS56144655A JP4812780A JP4812780A JPS56144655A JP S56144655 A JPS56144655 A JP S56144655A JP 4812780 A JP4812780 A JP 4812780A JP 4812780 A JP4812780 A JP 4812780A JP S56144655 A JPS56144655 A JP S56144655A
Authority
JP
Japan
Prior art keywords
break
flop
flip
character
division multiplexer
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP4812780A
Other languages
English (en)
Japanese (ja)
Other versions
JPS637496B2 (enrdf_load_stackoverflow
Inventor
Hiroichi Otsuka
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NEC Corp
Original Assignee
NEC Corp
Nippon Electric Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by NEC Corp, Nippon Electric Co Ltd filed Critical NEC Corp
Priority to JP4812780A priority Critical patent/JPS56144655A/ja
Publication of JPS56144655A publication Critical patent/JPS56144655A/ja
Publication of JPS637496B2 publication Critical patent/JPS637496B2/ja
Granted legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L7/00—Arrangements for synchronising receiver with transmitter
    • H04L7/04—Speed or phase control by synchronisation signals
    • H04L7/041—Speed or phase control by synchronisation signals using special codes as synchronising signal
    • H04L7/044—Speed or phase control by synchronisation signals using special codes as synchronising signal using a single bit, e.g. start stop bit

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Signal Processing (AREA)
  • Time-Division Multiplex Systems (AREA)
JP4812780A 1980-04-14 1980-04-14 Character-multiplex system time-division multiplexer Granted JPS56144655A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP4812780A JPS56144655A (en) 1980-04-14 1980-04-14 Character-multiplex system time-division multiplexer

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP4812780A JPS56144655A (en) 1980-04-14 1980-04-14 Character-multiplex system time-division multiplexer

Publications (2)

Publication Number Publication Date
JPS56144655A true JPS56144655A (en) 1981-11-11
JPS637496B2 JPS637496B2 (enrdf_load_stackoverflow) 1988-02-17

Family

ID=12794653

Family Applications (1)

Application Number Title Priority Date Filing Date
JP4812780A Granted JPS56144655A (en) 1980-04-14 1980-04-14 Character-multiplex system time-division multiplexer

Country Status (1)

Country Link
JP (1) JPS56144655A (enrdf_load_stackoverflow)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS63106059A (ja) * 1986-08-01 1988-05-11 ジェネラル　デイタコム　インコーポレーテッド マルチノ−ド通信システム用高速ビット・インタ−リ−ブド時分割マルチプレクサ

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS63106059A (ja) * 1986-08-01 1988-05-11 ジェネラル　デイタコム　インコーポレーテッド マルチノ−ド通信システム用高速ビット・インタ−リ−ブド時分割マルチプレクサ

Also Published As

Publication number Publication date
JPS637496B2 (enrdf_load_stackoverflow) 1988-02-17

Similar Documents

Publication Publication Date Title
JPS55109042A (en) Selective individual calling system
DE3479854D1 (en) Method and circuit arrangement for the transmission of data signals between subscriber's stations of a data network
DE3066773D1 (en) Circuit for interfacing a half-duplex digital data line with a simplex transmitting and a simplex receiving line, and vice-versa
JPS56144655A (en) Character-multiplex system time-division multiplexer
JPS5482102A (en) Data communication system
JPS5671358A (en) Control system for button telephone
JPS56112162A (en) Signal transmitting device
JPS54148416A (en) Multiplied transmission system
JPS54104710A (en) Information transmission system
JPS5630347A (en) Single-speed digital subscriber's line transmission system
JPS57183154A (en) Multispeed transmission system
JPS55107358A (en) Data transmission system
JPS5279815A (en) Transmitting and receiving circuit
JPS533718A (en) Fault test system of terminal station in time division multiple connecting communication system
JPS5538724A (en) Loop-type data transmission system
JPS53126201A (en) Time-division two-wire transmission system of start-stop synchronous terminal circuit
JPS5620362A (en) Error information system
JPS57101450A (en) Loop transmission system
JPS5769955A (en) Loop type packet communication system
JPS5333011A (en) Information processing console unit
JPS5476032A (en) Communication control system
JPS57106293A (en) Data terminal receiving system time division exchange system
JPS52123118A (en) Digital communication unit completed into duplicated reducdant circuit
JPS53127221A (en) Full duplex data transmission unit of two wire type
JPS56114462A (en) Annular data transmission system