JPS56132650A - Control circuit for access inhibition - Google Patents

Control circuit for access inhibition

Info

Publication number
JPS56132650A
JPS56132650A JP3646680A JP3646680A JPS56132650A JP S56132650 A JPS56132650 A JP S56132650A JP 3646680 A JP3646680 A JP 3646680A JP 3646680 A JP3646680 A JP 3646680A JP S56132650 A JPS56132650 A JP S56132650A
Authority
JP
Japan
Prior art keywords
address
main memory
discrimination
bits
access
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP3646680A
Other languages
Japanese (ja)
Inventor
Masaru Ito
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NEC Corp
Original Assignee
NEC Corp
Nippon Electric Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by NEC Corp, Nippon Electric Co Ltd filed Critical NEC Corp
Priority to JP3646680A priority Critical patent/JPS56132650A/en
Publication of JPS56132650A publication Critical patent/JPS56132650A/en
Pending legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/14—Protection against unauthorised use of memory or access to memory
    • G06F12/1416—Protection against unauthorised use of memory or access to memory by checking the object accessibility, e.g. type of access defined by the memory independently of subject rights
    • G06F12/1425—Protection against unauthorised use of memory or access to memory by checking the object accessibility, e.g. type of access defined by the memory independently of subject rights the protection being physical, e.g. cell, word, block
    • G06F12/1441—Protection against unauthorised use of memory or access to memory by checking the object accessibility, e.g. type of access defined by the memory independently of subject rights the protection being physical, e.g. cell, word, block for a range

Abstract

PURPOSE:To save the number of integrated circuits, by producing the access inhibition signal to the main storage device with the discrimination signal from the 2nd address of the main memory address and the 1st address. CONSTITUTION:The value of the 2nd address A2 stored in the 2nd address register 6 storing the lower 8-bits of the main memory address is fed to the read only memory circuit 7 to pick up one bit discrimination signal M and to give it to the discrimination circuit 8. Further, the 1st address A1 stored in the 1st address register 5 storing the upper tank 4-bits of the main memory address is read out and it is fed to the discrimination circuit 8, and the access inhibition signal D of logic 1 which inhibits the access to the main memory device only when 5-bits and 1-bit of the discrimination signal M are all zero, is output. Thus, the main memory address consisting of the 1st address A1 and the 2nd address can discriminate the boundary address.
JP3646680A 1980-03-21 1980-03-21 Control circuit for access inhibition Pending JPS56132650A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP3646680A JPS56132650A (en) 1980-03-21 1980-03-21 Control circuit for access inhibition

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP3646680A JPS56132650A (en) 1980-03-21 1980-03-21 Control circuit for access inhibition

Publications (1)

Publication Number Publication Date
JPS56132650A true JPS56132650A (en) 1981-10-17

Family

ID=12470582

Family Applications (1)

Application Number Title Priority Date Filing Date
JP3646680A Pending JPS56132650A (en) 1980-03-21 1980-03-21 Control circuit for access inhibition

Country Status (1)

Country Link
JP (1) JPS56132650A (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7864151B1 (en) 1986-07-07 2011-01-04 Semiconductor Energy Laboratory Co., Ltd. Portable electronic device

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7864151B1 (en) 1986-07-07 2011-01-04 Semiconductor Energy Laboratory Co., Ltd. Portable electronic device

Similar Documents

Publication Publication Date Title
ES2103256T3 (en) MEMORY CARTRIDGE AND DATA PROCESSING DEVICE.
JPS56140452A (en) Memory protection system
JPS5731083A (en) Electronic interpreter
JPS5758297A (en) Semiconductor storage device
JPS57111893A (en) Relieving system of defective memory
JPS5661082A (en) Two level memory integrated circuit
JPS56132650A (en) Control circuit for access inhibition
JPS5680872A (en) Buffer memory control system
EP0230296A3 (en) Associative memory device
JPS56166551A (en) Operation control
JPS578988A (en) Semiconductor memory
ES8501558A1 (en) Integrated semiconductor memory.
JPS5774889A (en) Associative memory device
JPS57198600A (en) Random access memory
JPS56137580A (en) Semiconductor storage device
JPS576925A (en) Priority selecting circuit
JPS57111669A (en) Output system for conjugation form of word
JPS5774888A (en) Associative memory device
JPS57198599A (en) Memory device having redundancy
JPS5724083A (en) Buffer memory
JPS5671886A (en) Associative memory device
JPS54145598A (en) Divided storing system of banknote reading data
JPS6476597A (en) Semiconductor memory device
EP0335113A3 (en) Single chip cache memory, and cache memory apparatus including a plurality of parallel connected single chip cache memories
JPS5475949A (en) Memory unit