JPS56124192A - Semiconductor memory - Google Patents
Semiconductor memoryInfo
- Publication number
- JPS56124192A JPS56124192A JP2408280A JP2408280A JPS56124192A JP S56124192 A JPS56124192 A JP S56124192A JP 2408280 A JP2408280 A JP 2408280A JP 2408280 A JP2408280 A JP 2408280A JP S56124192 A JPS56124192 A JP S56124192A
- Authority
- JP
- Japan
- Prior art keywords
- input
- read
- output parts
- data
- data signal
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Classifications
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
- G11C11/21—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements
- G11C11/34—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices
- G11C11/40—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors
- G11C11/401—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming cells needing refreshing or charge regeneration, i.e. dynamic cells
- G11C11/4063—Auxiliary circuits, e.g. for addressing, decoding, driving, writing, sensing or timing
- G11C11/407—Auxiliary circuits, e.g. for addressing, decoding, driving, writing, sensing or timing for memory cells of the field-effect type
- G11C11/409—Read-write [R-W] circuits
- G11C11/4093—Input/output [I/O] data interface arrangements, e.g. data buffers
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Computer Hardware Design (AREA)
- Static Random-Access Memory (AREA)
Abstract
PURPOSE:To make the read on high speed and extend the operation margin, by reducing the load capacity of the bit sense circuit array at the signal read time and by preventing every memory block from being influenced by unbalanced wiring capacities. CONSTITUTION:Data from memory cell array 21 read out through a pair of data signal input/output lines 23 of bit sense circuit array 22 is transferred to the first and second data signal input/output parts 26 and 27 of data signal transfer circuit 25. At this time, since MOSFETs 51 and 52 of circuit 25 are nonconductive by the control pulse, input/output parts 26 and 27 are cut off from the third and the fourth data signal input/output parts 28 and 29 of circuit 25, and the load capacity through a pair of input/output lines 301 is reduced at the data read time to perform high- speed read. Further, when FETs 51 and 52 are conductive, read data of input/ output parts 26 and 27 which are differentially amplified by MOSFETs 53-57 sufficiently are applied from input/output parts 28 and 29 to multiplexer 31 without the influence of unbalance of the wiring capacities, and thus, the operation margin is extended.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2408280A JPS56124192A (en) | 1980-02-29 | 1980-02-29 | Semiconductor memory |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2408280A JPS56124192A (en) | 1980-02-29 | 1980-02-29 | Semiconductor memory |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS56124192A true JPS56124192A (en) | 1981-09-29 |
JPS6235192B2 JPS6235192B2 (en) | 1987-07-31 |
Family
ID=12128479
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP2408280A Granted JPS56124192A (en) | 1980-02-29 | 1980-02-29 | Semiconductor memory |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS56124192A (en) |
Families Citing this family (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH03105790U (en) * | 1990-02-19 | 1991-11-01 |
-
1980
- 1980-02-29 JP JP2408280A patent/JPS56124192A/en active Granted
Also Published As
Publication number | Publication date |
---|---|
JPS6235192B2 (en) | 1987-07-31 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
KR890017706A (en) | Dynamic Semiconductor Memory | |
EP0125699A3 (en) | Data output circuit for dynamic memory device | |
JPS6435793A (en) | Semiconductor memory | |
JPS6457494A (en) | Semiconductor memory device | |
KR880010422A (en) | Semiconductor memory | |
HK1005492A1 (en) | Data transfers method for a semiconductor memory and semiconductor memory to perform such a method | |
KR870008320A (en) | Semiconductor memory device composed of different type memory cells | |
JPS5755592A (en) | Memory device | |
DE3583493D1 (en) | INTEGRATED SEMICONDUCTOR MEMORY. | |
KR900019036A (en) | Semiconductor memory device | |
JPS56124192A (en) | Semiconductor memory | |
KR860006875A (en) | Semiconductor devices | |
IE802439L (en) | Semiconductor ram device comprising a matrix of static¹memory cells | |
JPS5693178A (en) | Semiconductor memory device | |
EP0316877A3 (en) | Semiconductor memory device with improved output circuit | |
IE811741L (en) | Semiconductor read only memory device | |
KR860007666A (en) | Semiconductor memory device having common driving circuit for multiple memory cell arrays | |
KR910017423A (en) | Semiconductor memory device | |
JPS56118149A (en) | Operating device | |
US4947059A (en) | Method of dividing an input-output line by decoding | |
KR920005150A (en) | How to Configure Sense Amplifier of SeaMoss DRAM | |
JPS6473596A (en) | Semiconductor memory device | |
KR920008054B1 (en) | Transmission circuit for signal line | |
KR870009393A (en) | Dynamic Semiconductor Memory Device | |
EP0257912A3 (en) | Static semiconductor memory device |