JPS56111233A - Preparation of semiconductor device - Google Patents

Preparation of semiconductor device

Info

Publication number
JPS56111233A
JPS56111233A JP1385980A JP1385980A JPS56111233A JP S56111233 A JPS56111233 A JP S56111233A JP 1385980 A JP1385980 A JP 1385980A JP 1385980 A JP1385980 A JP 1385980A JP S56111233 A JPS56111233 A JP S56111233A
Authority
JP
Japan
Prior art keywords
seal
resin
temperature
semiconductor device
hardening
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP1385980A
Other languages
Japanese (ja)
Inventor
Kazuo Numajiri
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Toshiba Corp
Original Assignee
Toshiba Corp
Tokyo Shibaura Electric Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Toshiba Corp, Tokyo Shibaura Electric Co Ltd filed Critical Toshiba Corp
Priority to JP1385980A priority Critical patent/JPS56111233A/en
Publication of JPS56111233A publication Critical patent/JPS56111233A/en
Pending legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/50—Assembly of semiconductor devices using processes or apparatus not provided for in a single one of the groups H01L21/18 - H01L21/326 or H10D48/04 - H10D48/07 e.g. sealing of a cap to a base of a container
    • H01L21/56—Encapsulations, e.g. encapsulation layers, coatings
    • H01L21/565—Moulds
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
    • H01L2224/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
    • H01L2224/321—Disposition
    • H01L2224/32151—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/32221—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/32245—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/4805—Shape
    • H01L2224/4809—Loop shape
    • H01L2224/48091—Arched
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481—Disposition
    • H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/48245—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
    • H01L2224/48247—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic connecting the wire to a bond pad of the item
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/484—Connecting portions
    • H01L2224/48463—Connecting portions the connecting portion on the bonding area of the semiconductor or solid-state body being a ball bond
    • H01L2224/48465—Connecting portions the connecting portion on the bonding area of the semiconductor or solid-state body being a ball bond the other connecting portion not on the bonding area being a wedge bond, i.e. ball-to-wedge, regular stitch
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
    • H01L2224/732—Location after the connecting process
    • H01L2224/73251—Location after the connecting process on different surfaces
    • H01L2224/73265—Layer and wire connectors

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Manufacturing & Machinery (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Encapsulation Of And Coatings For Semiconductor Or Solid State Devices (AREA)

Abstract

PURPOSE:To obtain a surer resin seal, by hardening while maintaining the hardening temperature at which the seal has been made after the resin seal of a semiconductor device is conducted. CONSTITUTION:A semiconductor pellet 12 and a lead frame 13 is sealed by resin 14 at a relatively high temperature (170 deg.C for instance) using a mold 11. Then the same is kept in a heat block 15 for maintaining the temperature so that the subsequent hardening treatment is performed at approximately the same temperature (170 deg.C) as that at which the seal has been made. Therefore the frame 13 and the resin 14 are adhered to each other so closely that no moisture can penetrate through the interface.
JP1385980A 1980-02-07 1980-02-07 Preparation of semiconductor device Pending JPS56111233A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP1385980A JPS56111233A (en) 1980-02-07 1980-02-07 Preparation of semiconductor device

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP1385980A JPS56111233A (en) 1980-02-07 1980-02-07 Preparation of semiconductor device

Publications (1)

Publication Number Publication Date
JPS56111233A true JPS56111233A (en) 1981-09-02

Family

ID=11844986

Family Applications (1)

Application Number Title Priority Date Filing Date
JP1385980A Pending JPS56111233A (en) 1980-02-07 1980-02-07 Preparation of semiconductor device

Country Status (1)

Country Link
JP (1) JPS56111233A (en)

Similar Documents

Publication Publication Date Title
JPS52139378A (en) Integrated treatment apparatus for semiconductor wafers
JPS5277590A (en) Semiconductor producing device
JPS5240062A (en) Process for production of semiconductor devices
JPS56111233A (en) Preparation of semiconductor device
JPS5363979A (en) Sealing method of semiconductor element and lead frame used for the same
JPS5211866A (en) Resin sealing method in a semiconductor device
JPS52172A (en) Semiconductor
JPS5279774A (en) Forming method for lead frame for resin sealing
JPS53100773A (en) Packaging method
JPS53116072A (en) Electrode forming method for semiconductor device
JPS5419624A (en) Adhering method of adhesive tape
JPS5211769A (en) Method of adhering semiconductor proper and semiconductor holder
JPS5214359A (en) Process for sealing of the semiconductor and lead-frame used in this method
JPS5522873A (en) Manufacturing method of resin sealing semiconductor device
JPS5247376A (en) Process for production of resin sealed type semiconductor device
JPS5460564A (en) Resin mold semiconductor device
JPS5683052A (en) Manufacture of semiconductor device
JPS543469A (en) Resin sealing method for semiconductor device
JPS5324776A (en) Sealing method for glass package and its sealing unit
JPS5231671A (en) Sealing method of semiconductor device
JPS52167A (en) Method of marking semiconductor
JPS51126765A (en) Resin sealed semiconductor unit manufacturing process
JPS5239374A (en) Device for fabrication of semiconductor
JPS53142176A (en) Manufacture of semiconductor device
JPS51144180A (en) Resin sealing method of semiconductor unit