JPS56105317A - Pcm signal reproducing device - Google Patents
Pcm signal reproducing deviceInfo
- Publication number
- JPS56105317A JPS56105317A JP782880A JP782880A JPS56105317A JP S56105317 A JPS56105317 A JP S56105317A JP 782880 A JP782880 A JP 782880A JP 782880 A JP782880 A JP 782880A JP S56105317 A JPS56105317 A JP S56105317A
- Authority
- JP
- Japan
- Prior art keywords
- block
- signal
- latched
- contents
- subjected
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Classifications
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11B—INFORMATION STORAGE BASED ON RELATIVE MOVEMENT BETWEEN RECORD CARRIER AND TRANSDUCER
- G11B20/00—Signal processing not specific to the method of recording or reproducing; Circuits therefor
- G11B20/10—Digital recording or reproducing
- G11B20/18—Error detection or correction; Testing, e.g. of drop-outs
- G11B20/1806—Pulse code modulation systems for audio signals
- G11B20/1813—Pulse code modulation systems for audio signals by adding special bits or symbols to the coded information
Landscapes
- Engineering & Computer Science (AREA)
- Multimedia (AREA)
- Signal Processing (AREA)
- Error Detection And Correction (AREA)
- Transmission Systems Not Characterized By The Medium Used For Transmission (AREA)
Abstract
PURPOSE:To reduce the operating clock frequency to facilitate making the device into an LSI, by performing the operation processing of the signal of the n-th block after the PCM block signal, which is being reproduced and output, in parallel to latch it if said PCM block signal has an error. CONSTITUTION:While the sound signal of the m-th block is output from selecting circuit 18, the sound signal of the (m+2)th block and the error correcting code are read from RAM1 and are subjected to addition operation in 3 and are latched in 20 in parallel, and the sound signal of the (m+1)th block and the error correcting code are read from RAM1 and are subjected to matrix operation in 8 and are latched in 19 in parallel. Next, in respect to the (m+1)th block, contents latched in 7 are subjected to the matrix operation in 8, and the exclusive OR between these contents and contents of P register 6 is latched in 20. If an error exists in the signal of the M-th block, contents of latches 19 and 20 are selected by 18 and are output.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP782880A JPS56105317A (en) | 1980-01-28 | 1980-01-28 | Pcm signal reproducing device |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP782880A JPS56105317A (en) | 1980-01-28 | 1980-01-28 | Pcm signal reproducing device |
Publications (1)
Publication Number | Publication Date |
---|---|
JPS56105317A true JPS56105317A (en) | 1981-08-21 |
Family
ID=11676450
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP782880A Pending JPS56105317A (en) | 1980-01-28 | 1980-01-28 | Pcm signal reproducing device |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS56105317A (en) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4596312A (en) * | 1981-01-24 | 1986-06-24 | Honda Giken Kogyo Kabushiki Kaisha | Disc brake system |
-
1980
- 1980-01-28 JP JP782880A patent/JPS56105317A/en active Pending
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4596312A (en) * | 1981-01-24 | 1986-06-24 | Honda Giken Kogyo Kabushiki Kaisha | Disc brake system |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JPS641042A (en) | Hardware simulator and its simulation method | |
JPS6471327A (en) | Apparatus for compressing data | |
JPS56105317A (en) | Pcm signal reproducing device | |
MY112893A (en) | Testing data processing apparatus | |
JPS54118752A (en) | Electronic register | |
JPS55166749A (en) | Decoder circuit | |
JPS5251840A (en) | Data input/output unit | |
JPS5750308A (en) | Time base correcting device | |
JPS54144830A (en) | Data memory unit | |
JPS5619507A (en) | Coding system | |
JPS51122349A (en) | Jump address determination method by external input | |
JPS5627465A (en) | Electronic computer system output system | |
JPS57103576A (en) | Processing method of data processor | |
JPS5685127A (en) | Digital signal processor | |
JPS573151A (en) | Test system for 1-chip microcomputer | |
JPS5689144A (en) | Asynchronous type data receiving device | |
JPS542711A (en) | Electronic musical instrument | |
JPS56153454A (en) | Spurious signal generating circuit for folding test | |
JPS5599660A (en) | Trigger method for digital logic signal analyzer | |
JPS52103936A (en) | Multiple data group read circuit | |
JPS5569858A (en) | Error detection and correction system | |
JPS5478634A (en) | Input/output interface | |
JPS53124015A (en) | Facsimile signal decoding device | |
JPS6454555A (en) | Writing-out preventing circuit | |
JPS6486271A (en) | Accumulator |