JPS5585148A - Side peak reduction circuit - Google Patents

Side peak reduction circuit

Info

Publication number
JPS5585148A
JPS5585148A JP15979878A JP15979878A JPS5585148A JP S5585148 A JPS5585148 A JP S5585148A JP 15979878 A JP15979878 A JP 15979878A JP 15979878 A JP15979878 A JP 15979878A JP S5585148 A JPS5585148 A JP S5585148A
Authority
JP
Japan
Prior art keywords
side peak
detector
output
rejected
fed
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP15979878A
Other languages
Japanese (ja)
Other versions
JPS6311812B2 (en
Inventor
Ichiro Ikegami
Hiroshi Fujita
Onori Murakami
Hideo Ito
Hiromitsu Takami
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Panasonic Holdings Corp
Original Assignee
Matsushita Electric Industrial Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Matsushita Electric Industrial Co Ltd filed Critical Matsushita Electric Industrial Co Ltd
Priority to JP15979878A priority Critical patent/JPS5585148A/en
Publication of JPS5585148A publication Critical patent/JPS5585148A/en
Publication of JPS6311812B2 publication Critical patent/JPS6311812B2/ja
Granted legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04BTRANSMISSION
    • H04B1/00Details of transmission systems, not covered by a single one of groups H04B3/00 - H04B13/00; Details of transmission systems not characterised by the medium used for transmission
    • H04B1/06Receivers
    • H04B1/10Means associated with receiver for limiting or suppressing noise or interference

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Signal Processing (AREA)
  • Noise Elimination (AREA)

Abstract

PURPOSE:To attenuate the side peak in FM reception, by using the output voltage of level and S curve from the intermediate frequency amplifying section. CONSTITUTION:The S curve output of the quadrature detector 3 is fed to the Tr32, 33 of differential amplifier via the bidirectional switching transistors Tr9, 10 to drive them. The audio output of the detector 3 is fed to electronic volume consisting of Tr13-23 and outputted from the output terminal 24. The side peak is rejected by leaving around 0dB at the both ends with the switching of Tr30, 31 of differential amplifier. The remaining side peak is detected with the detector 5 for the level change for each stage of the intermediate frequncy amplifier 2 and is rejected by feeding the level change detection voltage to the base of Tr34 via Tr35.
JP15979878A 1978-12-21 1978-12-21 Side peak reduction circuit Granted JPS5585148A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP15979878A JPS5585148A (en) 1978-12-21 1978-12-21 Side peak reduction circuit

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP15979878A JPS5585148A (en) 1978-12-21 1978-12-21 Side peak reduction circuit

Publications (2)

Publication Number Publication Date
JPS5585148A true JPS5585148A (en) 1980-06-26
JPS6311812B2 JPS6311812B2 (en) 1988-03-16

Family

ID=15701484

Family Applications (1)

Application Number Title Priority Date Filing Date
JP15979878A Granted JPS5585148A (en) 1978-12-21 1978-12-21 Side peak reduction circuit

Country Status (1)

Country Link
JP (1) JPS5585148A (en)

Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS54157017A (en) * 1978-05-31 1979-12-11 Nec Corp Fm signal receiving circuit

Patent Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS54157017A (en) * 1978-05-31 1979-12-11 Nec Corp Fm signal receiving circuit

Also Published As

Publication number Publication date
JPS6311812B2 (en) 1988-03-16

Similar Documents

Publication Publication Date Title
JPS5585148A (en) Side peak reduction circuit
JPS5243303A (en) Reversion circuit of fm stereo
JPS55104152A (en) Am stereo demodulation circuit
JPS5287346A (en) Amplifying circuit
JPS5229141A (en) Amplifier
JPS5742211A (en) Feedback amplifier
JPS5784628A (en) Mobile radio device
JPS537159A (en) Transistor amplifier
JPS55127709A (en) Power amplifier
JPS5226145A (en) Automatic gain adjustment circuit
JPS5599812A (en) Broad band balanced amplifier having gain selection function
JPS57133707A (en) Bias circuit for power amplifier
JPS54152414A (en) Squelch system of fm mobile radio equipment
JPS57199396A (en) Speaker input controlling circuit
JPS5436156A (en) Hybrid junction circuit
JPS56114414A (en) Amplifying circuit
JPS56116309A (en) Field effect transistor amplifier
JPS56128004A (en) Muting circuit
JPS52132619A (en) Signal meter driving circuit for am radio receiver
JPS5321502A (en) Display unit in electrical machinery and apparatus
JPS551787A (en) Detector for pulsive noise
JPS56110311A (en) Amplifying circuit
JPS545316A (en) Amplifier selector
JPS5383401A (en) Fm demodulator circuit
JPS5582545A (en) Side peak attenuation circuit