JPS5572226A - Address control circuit - Google Patents
Address control circuitInfo
- Publication number
- JPS5572226A JPS5572226A JP14460278A JP14460278A JPS5572226A JP S5572226 A JPS5572226 A JP S5572226A JP 14460278 A JP14460278 A JP 14460278A JP 14460278 A JP14460278 A JP 14460278A JP S5572226 A JPS5572226 A JP S5572226A
- Authority
- JP
- Japan
- Prior art keywords
- address buses
- address
- boundary
- bus
- registers
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Landscapes
- Executing Machine-Instructions (AREA)
- Debugging And Monitoring (AREA)
Abstract
PURPOSE: To simplify bus control differing in the number of address buses by easily setting a boundary between address buses by controlling bus addresses by a microprogram, by cascading address registers with connected address buses.
CONSTITUTION: Carry output terminal CA and borrow output terminal BR of the lowest-order register 91 of cascaded address registers 91W9n are connected to those of post-stage register 92 respectively. After the completion of the execution of microprogram instructions in access to a bus, access to a boundary of address buses is attained and operation code OP is decoded by decoding circuit 6; and an instruction to count up the bus addresses by +1 or -1 is sent out and a carry or borrow signal is supplied to registers 91W9n. Then, the output of register 9n is fed back by OR circuits 7 and 8 to prevent addresses from forming a loop, thereby generating easily the boundary of address buses.
COPYRIGHT: (C)1980,JPO&Japio
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP53144602A JPS5852258B2 (en) | 1978-11-22 | 1978-11-22 | address control circuit |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP53144602A JPS5852258B2 (en) | 1978-11-22 | 1978-11-22 | address control circuit |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS5572226A true JPS5572226A (en) | 1980-05-30 |
JPS5852258B2 JPS5852258B2 (en) | 1983-11-21 |
Family
ID=15365843
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP53144602A Expired JPS5852258B2 (en) | 1978-11-22 | 1978-11-22 | address control circuit |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS5852258B2 (en) |
-
1978
- 1978-11-22 JP JP53144602A patent/JPS5852258B2/en not_active Expired
Also Published As
Publication number | Publication date |
---|---|
JPS5852258B2 (en) | 1983-11-21 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JPS52119832A (en) | Electroinc calculator of microprogram control system | |
JPS5572226A (en) | Address control circuit | |
JPS57103552A (en) | Data processor | |
JPS5537663A (en) | Start system of option hardware | |
JPS55103656A (en) | Information processing system | |
JPS5696350A (en) | Memory extension system | |
JPS5572227A (en) | Address control circuit | |
JPS5720864A (en) | Vector processor | |
JPS5479533A (en) | Data processing unit | |
JPS5572203A (en) | Control condition setter | |
JPS5748141A (en) | Address conversion system | |
JPS55140926A (en) | Address controller of data processor | |
JPS5533230A (en) | Microinstruction generator | |
JPS54141536A (en) | Information processing system | |
JPS5429534A (en) | Adding system of optional functions to composite terminal | |
JPS5539935A (en) | Paper tape reading device | |
JPS5423342A (en) | Microprogram control system | |
JPS5414647A (en) | Signal processor | |
JPS5227232A (en) | State control system of bus select circuit | |
JPS5549753A (en) | Microprogram control unit | |
JPS5578322A (en) | Input/output circuit of microcomputer | |
JPS57130143A (en) | Digital computer | |
JPS5217732A (en) | Integrated circuit unit | |
JPS5532180A (en) | Sequence controller capable of connecting plurality of external equipments | |
JPS5539981A (en) | Data processing device |