JPS556641A - Memory-sharing multiprocessor system - Google Patents

Memory-sharing multiprocessor system

Info

Publication number
JPS556641A
JPS556641A JP7914678A JP7914678A JPS556641A JP S556641 A JPS556641 A JP S556641A JP 7914678 A JP7914678 A JP 7914678A JP 7914678 A JP7914678 A JP 7914678A JP S556641 A JPS556641 A JP S556641A
Authority
JP
Japan
Prior art keywords
address
access
bus
groups
memory
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP7914678A
Other languages
Japanese (ja)
Other versions
JPS5746099B2 (en
Inventor
Shigeo Tanaka
Chiaki Ito
Michiaki Nakanishi
Atsushi Shimoyama
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujitsu Ltd
Original Assignee
Fujitsu Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Ltd filed Critical Fujitsu Ltd
Priority to JP7914678A priority Critical patent/JPS556641A/en
Publication of JPS556641A publication Critical patent/JPS556641A/en
Publication of JPS5746099B2 publication Critical patent/JPS5746099B2/ja
Granted legal-status Critical Current

Links

Landscapes

  • Multi Processors (AREA)

Abstract

PURPOSE: To control the standby time due to bus occupancy by dividing multiprocessor units into the "m"-number groups and by attaining mutual and independent access to one bus-sharing memory provided to each group among processors in the same group while respective groups attain access to address areas of other groups in the bus-sharing memories.
CONSTITUTION: Bus-sharing memories 5A to 5D of minor groups 1A to 1D have address areas 11A to 11D to other groups and their own address areas 12A to 12D. When work processor 2A assigns address X in actual memory area 12A of memory 5A, control part 8A allows the occupancy of the common bus and addressing is done, but when it assigns B in the address area to another group, address X is extended 10A and access to a fixed address in memory 5B is attained via bus control part 9. Control part 9 determines the order of access from one group to another. In this way, each work processor can attain access without reference to the access address.
COPYRIGHT: (C)1980,JPO&Japio
JP7914678A 1978-06-29 1978-06-29 Memory-sharing multiprocessor system Granted JPS556641A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP7914678A JPS556641A (en) 1978-06-29 1978-06-29 Memory-sharing multiprocessor system

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP7914678A JPS556641A (en) 1978-06-29 1978-06-29 Memory-sharing multiprocessor system

Publications (2)

Publication Number Publication Date
JPS556641A true JPS556641A (en) 1980-01-18
JPS5746099B2 JPS5746099B2 (en) 1982-10-01

Family

ID=13681810

Family Applications (1)

Application Number Title Priority Date Filing Date
JP7914678A Granted JPS556641A (en) 1978-06-29 1978-06-29 Memory-sharing multiprocessor system

Country Status (1)

Country Link
JP (1) JPS556641A (en)

Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5147350A (en) * 1974-10-22 1976-04-22 Nippon Shisutemu Kogyo Kk MARUCHIPUROSETSUSASHISUTEMUNIOKERU BANCHIZUKEHOSHIKI
JPS52132743A (en) * 1976-04-29 1977-11-07 Ncr Co Shared memory system

Patent Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5147350A (en) * 1974-10-22 1976-04-22 Nippon Shisutemu Kogyo Kk MARUCHIPUROSETSUSASHISUTEMUNIOKERU BANCHIZUKEHOSHIKI
JPS52132743A (en) * 1976-04-29 1977-11-07 Ncr Co Shared memory system

Also Published As

Publication number Publication date
JPS5746099B2 (en) 1982-10-01

Similar Documents

Publication Publication Date Title
CA2355065A1 (en) Computer system and method for operating multiple operating systems in different partitions of the computer system and for allowing the different partitions to communicate with one another through shared memory
EP0194415A3 (en) Bus to bus converter
ES8606689A1 (en) A microprocessor system including a shared paging memory.
CA2067602A1 (en) Personal computer with anticipatory memory control signalling
ATE63189T1 (en) MULTIPROCESSOR COMPUTER, IN PARTICULAR MULTIPROCESSOR CENTRAL CONTROL UNIT OF A TELEPHONE SWITCHING SYSTEM.
JPS6481066A (en) Connection system for multi-processor
JPS556641A (en) Memory-sharing multiprocessor system
EP0359235A3 (en) Computer system capable of effectively utilizing address space
CA2055784A1 (en) Hierarchical memory controller
JPS55105760A (en) Memory control unit
EP0373299A3 (en) Method and apparatus for memory routing scheme
JPS5642868A (en) Access method for common memory in multiprocessor system
JPS5533214A (en) Information processing system
JPS5544613A (en) Memory device
JPS5563422A (en) Data transfer system
JPS54140841A (en) Memory control system of multiprocessor system
JPS5652455A (en) Memory system
NO167180C (en) TIME-SHARED, MULTIPLEXED ADDRESS AND CONTROL SYSTEM.
JPS54157447A (en) Automatic control unit
JPS5578321A (en) Data transfer control system
DE3667214D1 (en) MULTI-MICROPROCESSOR SYSTEM WITH TIME-SAVING ADDRESSING OF WRITE-READ MEMORIES.
JPS57197661A (en) Multiplex controlling system for file memory
JPS5495128A (en) Memory control system
JPS57161955A (en) Memory control system
JPS6476342A (en) Information processing system