JPS54157447A - Automatic control unit - Google Patents

Automatic control unit

Info

Publication number
JPS54157447A
JPS54157447A JP6580478A JP6580478A JPS54157447A JP S54157447 A JPS54157447 A JP S54157447A JP 6580478 A JP6580478 A JP 6580478A JP 6580478 A JP6580478 A JP 6580478A JP S54157447 A JPS54157447 A JP S54157447A
Authority
JP
Japan
Prior art keywords
memory
units
processor
data
20aw20d
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP6580478A
Other languages
Japanese (ja)
Inventor
Tadao Iyama
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Hitachi Ltd
Original Assignee
Hitachi Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Hitachi Ltd filed Critical Hitachi Ltd
Priority to JP6580478A priority Critical patent/JPS54157447A/en
Publication of JPS54157447A publication Critical patent/JPS54157447A/en
Pending legal-status Critical Current

Links

Landscapes

  • Financial Or Insurance-Related Operations Such As Payment And Settlement (AREA)

Abstract

PURPOSE: To secure the access to different memory areas in accordance with the terminal units to be controlled even in case the memory addresses delivered from the processor may be identical each other by securing execution of the common program vir a microprocessor to plural units of terminal units.
CONSTITUTION: The following units are provided: terminal units 20aW20d to be controlled; data processor 10 to give the time-division control to units 20aW20d; memory 11 comprising ROM to memorize the program or the data to be processed at processor 10; and memory 12 comprising RAM to memorize the address data respectively. In addition, memory address alteration circuit 16 is installed to convert part of the contents of the address data in memory 12 in case the address data with which the data delivered from processor 10 gives the access to memory 11 is under the prescribed contiditons. Thus, the access is given to the areas of different memories corresponding to units 20aW20d based on the address data delivered from circuit 16.
COPYRIGHT: (C)1979,JPO&Japio
JP6580478A 1978-06-02 1978-06-02 Automatic control unit Pending JPS54157447A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP6580478A JPS54157447A (en) 1978-06-02 1978-06-02 Automatic control unit

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP6580478A JPS54157447A (en) 1978-06-02 1978-06-02 Automatic control unit

Publications (1)

Publication Number Publication Date
JPS54157447A true JPS54157447A (en) 1979-12-12

Family

ID=13297572

Family Applications (1)

Application Number Title Priority Date Filing Date
JP6580478A Pending JPS54157447A (en) 1978-06-02 1978-06-02 Automatic control unit

Country Status (1)

Country Link
JP (1) JPS54157447A (en)

Cited By (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5994172A (en) * 1983-10-31 1984-05-30 Fujitsu Ltd Automatic dealing system
JPS60105074A (en) * 1984-07-20 1985-06-10 Fujitsu Ltd Acquisition control system for transaction permission of automatic transaction system
JPS60105073A (en) * 1984-07-20 1985-06-10 Fujitsu Ltd Automatic transaction system
JPS62118464A (en) * 1985-11-19 1987-05-29 Fujitsu Ltd Access system for plural input-output devices

Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5412232A (en) * 1977-06-29 1979-01-29 Ricoh Co Ltd Information conversion controller
JPS54136243A (en) * 1978-04-14 1979-10-23 Toshiba Corp Address conversion circuit

Patent Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5412232A (en) * 1977-06-29 1979-01-29 Ricoh Co Ltd Information conversion controller
JPS54136243A (en) * 1978-04-14 1979-10-23 Toshiba Corp Address conversion circuit

Cited By (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5994172A (en) * 1983-10-31 1984-05-30 Fujitsu Ltd Automatic dealing system
JPS60105074A (en) * 1984-07-20 1985-06-10 Fujitsu Ltd Acquisition control system for transaction permission of automatic transaction system
JPS60105073A (en) * 1984-07-20 1985-06-10 Fujitsu Ltd Automatic transaction system
JPS62118464A (en) * 1985-11-19 1987-05-29 Fujitsu Ltd Access system for plural input-output devices

Similar Documents

Publication Publication Date Title
EP0068163A3 (en) Instruction address stack in the data memory of an instruction-pipelined processor
JPS5547546A (en) Microcomputer circuit
JPS5436138A (en) Direct memory access system
JPS5299034A (en) Control system for micro program
JPS54157447A (en) Automatic control unit
JPS5591030A (en) Address extending system of microprocessor
JPS57203154A (en) Microcomputer
JPS55162130A (en) Program control system of terminal equipment
JPS5634199A (en) Memory correction system
JPS53139939A (en) Memory addressing method
JPS5696356A (en) Multimicroprocessor
JPS5642868A (en) Access method for common memory in multiprocessor system
JPS5696350A (en) Memory extension system
JPS54142040A (en) Information processor
JPS5495128A (en) Memory control system
JPS543437A (en) Cash memory control system
JPS5658196A (en) Memory device having memory part for test
JPS5390731A (en) Control circuit for memory unit
JPS5561866A (en) Memory designation system
JPS5336441A (en) Test and setting system
JPS57150049A (en) Memory control system
JPS5439541A (en) Data processor
JPS54134273A (en) Sequence controller
JPS54122060A (en) Inter-processor information transfer system
JPS5633753A (en) Extended memory control device of microcomputer