JPS55656A - Complementary mos logic circuit - Google Patents

Complementary mos logic circuit

Info

Publication number
JPS55656A
JPS55656A JP7357878A JP7357878A JPS55656A JP S55656 A JPS55656 A JP S55656A JP 7357878 A JP7357878 A JP 7357878A JP 7357878 A JP7357878 A JP 7357878A JP S55656 A JPS55656 A JP S55656A
Authority
JP
Japan
Prior art keywords
complementary mos
circuits
terminal
output
mos transistor
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP7357878A
Other languages
English (en)
Japanese (ja)
Other versions
JPS6229929B2 (enrdf_load_stackoverflow
Inventor
Toshiyuki Araki
Takeshi Tokuda
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Mitsubishi Electric Corp
Original Assignee
Mitsubishi Electric Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Mitsubishi Electric Corp filed Critical Mitsubishi Electric Corp
Priority to JP7357878A priority Critical patent/JPS55656A/ja
Publication of JPS55656A publication Critical patent/JPS55656A/ja
Publication of JPS6229929B2 publication Critical patent/JPS6229929B2/ja
Granted legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/02—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components
    • H03K19/08—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using semiconductor devices
    • H03K19/094—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using semiconductor devices using field-effect transistors

Landscapes

  • Engineering & Computer Science (AREA)
  • Power Engineering (AREA)
  • Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Computing Systems (AREA)
  • General Engineering & Computer Science (AREA)
  • Mathematical Physics (AREA)
  • Logic Circuits (AREA)
JP7357878A 1978-06-16 1978-06-16 Complementary mos logic circuit Granted JPS55656A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP7357878A JPS55656A (en) 1978-06-16 1978-06-16 Complementary mos logic circuit

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP7357878A JPS55656A (en) 1978-06-16 1978-06-16 Complementary mos logic circuit

Publications (2)

Publication Number Publication Date
JPS55656A true JPS55656A (en) 1980-01-07
JPS6229929B2 JPS6229929B2 (enrdf_load_stackoverflow) 1987-06-29

Family

ID=13522307

Family Applications (1)

Application Number Title Priority Date Filing Date
JP7357878A Granted JPS55656A (en) 1978-06-16 1978-06-16 Complementary mos logic circuit

Country Status (1)

Country Link
JP (1) JPS55656A (enrdf_load_stackoverflow)

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS56171589U (enrdf_load_stackoverflow) * 1980-05-23 1981-12-18
DE3311025A1 (de) 1982-03-26 1983-10-20 Tokyo Shibaura Denki K.K., Kawasaki, Kanagawa Logikschaltung mit drei ausgangspegeln
US4686396A (en) * 1985-08-26 1987-08-11 Xerox Corporation Minimum delay high speed bus driver

Cited By (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS56171589U (enrdf_load_stackoverflow) * 1980-05-23 1981-12-18
DE3311025A1 (de) 1982-03-26 1983-10-20 Tokyo Shibaura Denki K.K., Kawasaki, Kanagawa Logikschaltung mit drei ausgangspegeln
US4491749A (en) * 1982-03-26 1985-01-01 Tokyo Shibaura Denki Kabushiki Kaisha Three-output level logic circuit
US4686396A (en) * 1985-08-26 1987-08-11 Xerox Corporation Minimum delay high speed bus driver

Also Published As

Publication number Publication date
JPS6229929B2 (enrdf_load_stackoverflow) 1987-06-29

Similar Documents

Publication Publication Date Title
EP0187697A3 (en) Balanced cmos logic circuits
KR890004212B1 (en) Complementary logic circuit
JPS5334438A (en) Semiconductor circuit using insulating gate type field effect transistor
JPS5752206A (en) C-mos oscillator circuit
KR890005996A (ko) 동기 플립플롭회로
KR880002325A (ko) Cmost 입력 버퍼
JPS6122494A (ja) アクテイブプルアツプ回路
JPS55656A (en) Complementary mos logic circuit
ATE68646T1 (de) Emittergekoppelte logische schaltungen.
JPS5751076B2 (enrdf_load_stackoverflow)
JPS5548957A (en) Semiconductor logic element
JPS5542332A (en) Memory circuit
JPS5634233A (en) Complementary level converting circuit
KR890004495A (ko) 리셋트신호 발생회로
JPS6441924A (en) Logic circuit
KR870003623A (ko) 슈미트 회로
JPS58207726A (ja) 半導体回路
JPS54142061A (en) Complementary fet logic circuit
KR900008101B1 (ko) 트라이 스테이트 인버터를 이용한 플립플롭
JPS5323555A (en) Complemen tary mos integrated circuit
KR820000602Y1 (ko) 아날로그 시계용 시-모오스(c-mos) 분주회로
GB1268508A (en) Improvements in or relating to pulse delay circuits
SU411643A1 (enrdf_load_stackoverflow)
JPS55136725A (en) Semiconductor logic circuit
JPS54159153A (en) Flip flop circuit