JPS55656A - Complementary mos logic circuit - Google Patents
Complementary mos logic circuitInfo
- Publication number
- JPS55656A JPS55656A JP7357878A JP7357878A JPS55656A JP S55656 A JPS55656 A JP S55656A JP 7357878 A JP7357878 A JP 7357878A JP 7357878 A JP7357878 A JP 7357878A JP S55656 A JPS55656 A JP S55656A
- Authority
- JP
- Japan
- Prior art keywords
- complementary mos
- circuits
- terminal
- output
- mos transistor
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
- H03K19/02—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components
- H03K19/08—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using semiconductor devices
- H03K19/094—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using semiconductor devices using field-effect transistors
Landscapes
- Engineering & Computer Science (AREA)
- Power Engineering (AREA)
- Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Computing Systems (AREA)
- General Engineering & Computer Science (AREA)
- Mathematical Physics (AREA)
- Logic Circuits (AREA)
Abstract
PURPOSE:To minimize the transition voltage value as well as to reduce the rise and fall time of the output for the complementary MOS logic circuit which is used at the master and slave parts of the master/slave flip-flop. CONSTITUTION:First complementary MOS transistor circuits 12 and 14 whose common gate terminal is connected to clock line 5 are connected between input terminal 7 and the first-level potential source (earth). And second complementary MOS transistor circuits 10 and 13 whose common gate terminal is connected to clock line 6 are connected between terminal 7 and second-level potential source VDD. Furthermore, output 17 of circuits 12 and 14 is applied to one gate of thrid complementary MOS transistor circuits 11 and 15, and output 16 of circuits 10 and 13 is applied to the other gate respectively. And the common drain terminal of circuits 11 and 15 is used as output terminal 8.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP7357878A JPS55656A (en) | 1978-06-16 | 1978-06-16 | Complementary mos logic circuit |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP7357878A JPS55656A (en) | 1978-06-16 | 1978-06-16 | Complementary mos logic circuit |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS55656A true JPS55656A (en) | 1980-01-07 |
| JPS6229929B2 JPS6229929B2 (en) | 1987-06-29 |
Family
ID=13522307
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP7357878A Granted JPS55656A (en) | 1978-06-16 | 1978-06-16 | Complementary mos logic circuit |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS55656A (en) |
Cited By (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS56171589U (en) * | 1980-05-23 | 1981-12-18 | ||
| DE3311025A1 (en) | 1982-03-26 | 1983-10-20 | Tokyo Shibaura Denki K.K., Kawasaki, Kanagawa | LOGIC CIRCUIT WITH THREE OUTPUT LEVELS |
| US4686396A (en) * | 1985-08-26 | 1987-08-11 | Xerox Corporation | Minimum delay high speed bus driver |
-
1978
- 1978-06-16 JP JP7357878A patent/JPS55656A/en active Granted
Cited By (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS56171589U (en) * | 1980-05-23 | 1981-12-18 | ||
| DE3311025A1 (en) | 1982-03-26 | 1983-10-20 | Tokyo Shibaura Denki K.K., Kawasaki, Kanagawa | LOGIC CIRCUIT WITH THREE OUTPUT LEVELS |
| US4491749A (en) * | 1982-03-26 | 1985-01-01 | Tokyo Shibaura Denki Kabushiki Kaisha | Three-output level logic circuit |
| US4686396A (en) * | 1985-08-26 | 1987-08-11 | Xerox Corporation | Minimum delay high speed bus driver |
Also Published As
| Publication number | Publication date |
|---|---|
| JPS6229929B2 (en) | 1987-06-29 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| KR890004212B1 (en) | Complementary logic circuit | |
| JPS5334438A (en) | Semiconductor circuit using insulating gate type field effect transistor | |
| CH640693GA3 (en) | ||
| KR890005996A (en) | Synchronous flip-flop circuit | |
| KR880002325A (en) | CMOST input buffer | |
| JPS6122494A (en) | Active pull-up circuit | |
| JPS55656A (en) | Complementary mos logic circuit | |
| ATE68646T1 (en) | EMITTER COUPLED LOGIC CIRCUITS. | |
| JPS5751076B2 (en) | ||
| JPS56124195A (en) | Dynamic shift register circuit | |
| GB1295525A (en) | ||
| JPS5548957A (en) | Semiconductor logic element | |
| JPS5542332A (en) | Memory circuit | |
| JPS5634233A (en) | Complementary level converting circuit | |
| KR890004495A (en) | Reset signal generation circuit | |
| KR920010907A (en) | Free charge circuit | |
| JPS6441924A (en) | Logic circuit | |
| JPS5323555A (en) | Complemen tary mos integrated circuit | |
| KR820000602Y1 (en) | Frequenc seperate circuit for analog time-piece | |
| SU411643A1 (en) | ||
| JPS5570062A (en) | Complementary symmetry circuit | |
| JPS55136725A (en) | Semiconductor logic circuit | |
| JPS54159153A (en) | Flip flop circuit | |
| JPS54159154A (en) | Latch circuit | |
| JPS57180213A (en) | Mos type impedance converter |