JPS5549743A - Round arithmetic operation control system - Google Patents

Round arithmetic operation control system

Info

Publication number
JPS5549743A
JPS5549743A JP12164878A JP12164878A JPS5549743A JP S5549743 A JPS5549743 A JP S5549743A JP 12164878 A JP12164878 A JP 12164878A JP 12164878 A JP12164878 A JP 12164878A JP S5549743 A JPS5549743 A JP S5549743A
Authority
JP
Japan
Prior art keywords
executed
arithmetic operation
round arithmetic
round
processing
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP12164878A
Other languages
Japanese (ja)
Other versions
JPS6118788B2 (en
Inventor
Tomohiro Shimizu
Haruo Yamamoto
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Casio Computer Co Ltd
Original Assignee
Casio Computer Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Casio Computer Co Ltd filed Critical Casio Computer Co Ltd
Priority to JP12164878A priority Critical patent/JPS5549743A/en
Publication of JPS5549743A publication Critical patent/JPS5549743A/en
Publication of JPS6118788B2 publication Critical patent/JPS6118788B2/ja
Granted legal-status Critical Current

Links

Landscapes

  • Calculators And Similar Devices (AREA)

Abstract

PURPOSE: To designate a correct number of effective digits continuously to execute the round arithmetic operation even in case of an erroneous round arithmetic operation by transferring display data to a data protection storage means and protecting this data.
CONSTITUTION: In case that it is found that the round arithmetic operation has been executed with four effective digits though the round arithmetic operation should be executed with five effective digits, key operations are performed as shown in (4) and (5) continuously to correct the error. RND key 4 is operated again to set FF 1. After the end of step C1, step C2 is executed. That is, FF 2 is set, so that decision is "YES", and next, step E is executed. In step E, contents of the A register are transferred to the X register and are displayed on display part by processing F. Next, key 5 is operated to input round arithmetic effective digit designation data to the RND decision circuit, and the round arithmetic processing is executed in processing D2 after execution of another processing.
COPYRIGHT: (C)1980,JPO&Japio
JP12164878A 1978-10-03 1978-10-03 Round arithmetic operation control system Granted JPS5549743A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP12164878A JPS5549743A (en) 1978-10-03 1978-10-03 Round arithmetic operation control system

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP12164878A JPS5549743A (en) 1978-10-03 1978-10-03 Round arithmetic operation control system

Publications (2)

Publication Number Publication Date
JPS5549743A true JPS5549743A (en) 1980-04-10
JPS6118788B2 JPS6118788B2 (en) 1986-05-14

Family

ID=14816446

Family Applications (1)

Application Number Title Priority Date Filing Date
JP12164878A Granted JPS5549743A (en) 1978-10-03 1978-10-03 Round arithmetic operation control system

Country Status (1)

Country Link
JP (1) JPS5549743A (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS631251U (en) * 1986-06-19 1988-01-07

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH0310946Y2 (en) * 1986-08-15 1991-03-18

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS631251U (en) * 1986-06-19 1988-01-07

Also Published As

Publication number Publication date
JPS6118788B2 (en) 1986-05-14

Similar Documents

Publication Publication Date Title
JPS5549743A (en) Round arithmetic operation control system
JPS5663650A (en) Program change system of electronic apparatus
US4135250A (en) System for clearing input data in electronic computer
JPS54158830A (en) High-speed arithmetic processing system
JPS5447550A (en) Change calculating device
JPS54100633A (en) Miniature electronic computer
JPS55129835A (en) Operational processing system for electronic computer
JPS5496928A (en) Electronic device
JPS54111235A (en) Display system
JPS55939A (en) Registration unit of electronic cash register
JPS54104249A (en) Trigonometric function computer
JPS5657139A (en) Console device
JPS5588132A (en) Release system for error in case of overflow
JPS5680895A (en) Erroneous action detection system
JPS5351940A (en) Small size electronic calculator
JPS5578327A (en) Memory designation system
JPS5786930A (en) Key iuput controlling system
JPS57191767A (en) Computer
JPS5595175A (en) Electronic desk-top calculator
JPS55121564A (en) Electronic computer
JPS5457929A (en) Minicomputer
JPS5685156A (en) Arithmetic control system
JPS5636762A (en) Electronic cash register
JPS56111688A (en) Electronic numbering device
JPS5595168A (en) Electronic cash register