JPS5533256A - Error detection control system - Google Patents
Error detection control systemInfo
- Publication number
- JPS5533256A JPS5533256A JP10608678A JP10608678A JPS5533256A JP S5533256 A JPS5533256 A JP S5533256A JP 10608678 A JP10608678 A JP 10608678A JP 10608678 A JP10608678 A JP 10608678A JP S5533256 A JPS5533256 A JP S5533256A
- Authority
- JP
- Japan
- Prior art keywords
- error
- flip
- units
- flops
- error detection
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Landscapes
- Debugging And Monitoring (AREA)
Abstract
PURPOSE: To detect an error occurring first by providing machine check control units with flip-flops and also by permitting an error wave even after one machine clock.
CONSTITUTION: If unit 1-0 gets of order, error detection circuit 3-0 sets error flip- flop 4-0 and error holding flip-flop 9 is also set synchronizing with machine clocks. As a result, an error freeze signal is distributed to respective units 1-0, 1-1, 1-2.... Namely, respective flip-flops 4-0, 4-1 and 4-2 in units 1-0, 1-1 and 1-2 are inhibited from being set continuously. Units 1-0, 1-1, etc., are provided with circuits 10 and 11 which inhibits the continuous setting of error flip-flops 4-0 and 4-1.
COPYRIGHT: (C)1980,JPO&Japio
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP10608678A JPS5533256A (en) | 1978-08-30 | 1978-08-30 | Error detection control system |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP10608678A JPS5533256A (en) | 1978-08-30 | 1978-08-30 | Error detection control system |
Publications (1)
Publication Number | Publication Date |
---|---|
JPS5533256A true JPS5533256A (en) | 1980-03-08 |
Family
ID=14424735
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP10608678A Pending JPS5533256A (en) | 1978-08-30 | 1978-08-30 | Error detection control system |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS5533256A (en) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS5854866U (en) * | 1981-10-07 | 1983-04-14 | 美津濃株式会社 | shuttlecock |
-
1978
- 1978-08-30 JP JP10608678A patent/JPS5533256A/en active Pending
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS5854866U (en) * | 1981-10-07 | 1983-04-14 | 美津濃株式会社 | shuttlecock |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JPS53124943A (en) | Composite information processor | |
JPS51146269A (en) | Electronic clock with alarm | |
JPS5533256A (en) | Error detection control system | |
JPS5263764A (en) | Electronic watch with alarm | |
JPS5635233A (en) | Fault detecting system for bus line | |
JPS5543422A (en) | Electronic timer | |
JPS5429933A (en) | Magnetic bubble detector circuit | |
JPS55119756A (en) | Monitor system for processor | |
JPS5371545A (en) | Multiprocessor | |
JPS539162A (en) | Electronic watch with calendar alarm | |
JPS53116750A (en) | Portable electronic unit | |
JPS537165A (en) | Synchronism detecting circuit of phase control circuit | |
JPS55102952A (en) | Mutual synchronization system | |
JPS5563446A (en) | Clock control system in board inspection | |
JPS545338A (en) | Detection system of malfunction for associatibe memory unit | |
JPS5313477A (en) | Operating time measuring system for mechanism | |
JPS5361930A (en) | Synchronization system for non-synchronous signal | |
JPS5315854A (en) | Electronic alarm timepiece | |
JPS5291601A (en) | Abnormality detection circuit of power source | |
JPS5348774A (en) | Electronic watch | |
JPS5488748A (en) | Error detection system | |
JPS52140246A (en) | Information processing unit | |
JPS5563413A (en) | Clock synchronizing system | |
JPS5411639A (en) | Timing check system | |
JPS5413748A (en) | Method and circuit for interruption synchronization on triple system |