JPS5532191A - Terminal control device - Google Patents
Terminal control deviceInfo
- Publication number
- JPS5532191A JPS5532191A JP10585178A JP10585178A JPS5532191A JP S5532191 A JPS5532191 A JP S5532191A JP 10585178 A JP10585178 A JP 10585178A JP 10585178 A JP10585178 A JP 10585178A JP S5532191 A JPS5532191 A JP S5532191A
- Authority
- JP
- Japan
- Prior art keywords
- address
- decode
- line
- terminal control
- bus
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Landscapes
- Memory System (AREA)
- Data Exchanges In Wide-Area Networks (AREA)
- Small-Scale Networks (AREA)
Abstract
PURPOSE: To prepare the half decode line in which the address line is decoded partially in advance is prepared for the exclusively used bus and the common bus, thereby to make possible the terminal control adapter to be connected to both the buses without changing the terminal control adapter into the hardware.
CONSTITUTION: In the case of connecting the address to the exclusively used bus in the address decode circuit, the indexed address is 7F81, and in the case of connecting the address to the common bus, it is 8001H. Since the upper rank 9 bit of the address line 201 has been already the half decode line 204, the lower rank 7 bit is decoded in conformity with the relative address in the half decode area. In this case, AO is put into AND gate 206 directly as input and A1 to A6 are inputted as input AND gate 206 through the inverter 205. In addition, the half decode line 204 is inputted to AND gate 206 as input. Accordingly, when the address decode circuit is connected to the exclusively used bus, the address select 207 becomes logic 1 if the address is 7F81H. When the address decode circuit is connected to the common bus, the address select becomes logic 1 if the address is 8001H.
COPYRIGHT: (C)1980,JPO&Japio
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP53105851A JPS5844252B2 (en) | 1978-08-29 | 1978-08-29 | terminal control device |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP53105851A JPS5844252B2 (en) | 1978-08-29 | 1978-08-29 | terminal control device |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS5532191A true JPS5532191A (en) | 1980-03-06 |
| JPS5844252B2 JPS5844252B2 (en) | 1983-10-01 |
Family
ID=14418492
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP53105851A Expired JPS5844252B2 (en) | 1978-08-29 | 1978-08-29 | terminal control device |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS5844252B2 (en) |
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS61208152A (en) * | 1985-03-12 | 1986-09-16 | Matsushita Electronics Corp | Integrated circuit |
Families Citing this family (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP7170450B2 (en) | 2018-07-31 | 2022-11-14 | 信越化学工業株式会社 | Addition-curable silicone resin composition and semiconductor device |
Citations (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS502837A (en) * | 1973-05-11 | 1975-01-13 | ||
| JPS5115336A (en) * | 1974-07-29 | 1976-02-06 | Yokogawa Electric Works Ltd | |
| JPS5255447A (en) * | 1975-10-31 | 1977-05-06 | Toshiba Corp | Microprocessor |
-
1978
- 1978-08-29 JP JP53105851A patent/JPS5844252B2/en not_active Expired
Patent Citations (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS502837A (en) * | 1973-05-11 | 1975-01-13 | ||
| JPS5115336A (en) * | 1974-07-29 | 1976-02-06 | Yokogawa Electric Works Ltd | |
| JPS5255447A (en) * | 1975-10-31 | 1977-05-06 | Toshiba Corp | Microprocessor |
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS61208152A (en) * | 1985-03-12 | 1986-09-16 | Matsushita Electronics Corp | Integrated circuit |
Also Published As
| Publication number | Publication date |
|---|---|
| JPS5844252B2 (en) | 1983-10-01 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JPS52130532A (en) | Address conversion system | |
| JPS55105763A (en) | Address instruction system | |
| JPS5532191A (en) | Terminal control device | |
| JPS5650451A (en) | Multiaccess system of multimicrocomputer | |
| JPS5249708A (en) | Variable length data transmission system | |
| JPS55160392A (en) | Semiconductor memory | |
| JPS53139939A (en) | Memory addressing method | |
| JPS5384526A (en) | Memory unit | |
| EP0183486A3 (en) | Microprocessor interface device for use in a telecommunications system | |
| JPS5611554A (en) | Bus coupling unit | |
| JPS55140926A (en) | Address controller of data processor | |
| JPS5563439A (en) | Instruction control system for direct data bit | |
| JPS5636744A (en) | Microcomputer unit | |
| JPS5235949A (en) | Information processing system for imaginary memory system | |
| JPS522235A (en) | Push-pull circuit | |
| JPS5710857A (en) | Function extending device of microcomputer peripheral equipment | |
| JPS5619162A (en) | Information protection system | |
| JPS5557960A (en) | Debugging system | |
| SU1098553A1 (en) | Solution for degassing metaphos | |
| JPS5745659A (en) | Memory address managing device | |
| JPS5353929A (en) | Memory system | |
| JPS6459555A (en) | Microcomputer | |
| JPS5525106A (en) | Main memory control system | |
| JPS5562587A (en) | Semiconductor memory circuit | |
| JPS54139438A (en) | Input terminal control unit |