JPS5520070A - Clock pulse generation circuit for picture broadcast receiver - Google Patents

Clock pulse generation circuit for picture broadcast receiver

Info

Publication number
JPS5520070A
JPS5520070A JP9346278A JP9346278A JPS5520070A JP S5520070 A JPS5520070 A JP S5520070A JP 9346278 A JP9346278 A JP 9346278A JP 9346278 A JP9346278 A JP 9346278A JP S5520070 A JPS5520070 A JP S5520070A
Authority
JP
Japan
Prior art keywords
line
oscillation
signals
clock pulse
steady
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP9346278A
Other languages
Japanese (ja)
Other versions
JPS6133307B2 (en
Inventor
Takahiro Yamazaki
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NEC Home Electronics Ltd
NEC Corp
Original Assignee
NEC Home Electronics Ltd
Nippon Electric Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by NEC Home Electronics Ltd, Nippon Electric Co Ltd filed Critical NEC Home Electronics Ltd
Priority to JP9346278A priority Critical patent/JPS5520070A/en
Publication of JPS5520070A publication Critical patent/JPS5520070A/en
Publication of JPS6133307B2 publication Critical patent/JPS6133307B2/ja
Granted legal-status Critical Current

Links

Landscapes

  • Television Systems (AREA)

Abstract

PURPOSE: To ensure the steady transmission to the waveform distortion occurring at the transmission time by exciting the crystal oscillation circuit with the line signal sent in first and then using the steady continuation output as the clock pulse after the waveform shaping.
CONSTITUTION: Both the line signals of a fixed cycle and the picture signals composed of the data signals synchronized with the line signals are supplied to the receiver. Crystal oscillation circuit 7 is excited by the line signals delivered from line signal sampling part 4 and continues its oscillation after excitation with a slight attenuation given to the oscillation. Then the oscillation output of oscillator 7 undergoes the waveform shaping into pulse shape and then the phase inversion through inverter 12 with pahse control 14 and 16 applied. Thus the clock pulses are delivered 15 and 17 to give sampling to the picture signal and the control signal. As a result, the steady transmission is possible to the waveform distortion occurring at the transmission time.
COPYRIGHT: (C)1980,JPO&Japio
JP9346278A 1978-07-31 1978-07-31 Clock pulse generation circuit for picture broadcast receiver Granted JPS5520070A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP9346278A JPS5520070A (en) 1978-07-31 1978-07-31 Clock pulse generation circuit for picture broadcast receiver

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP9346278A JPS5520070A (en) 1978-07-31 1978-07-31 Clock pulse generation circuit for picture broadcast receiver

Publications (2)

Publication Number Publication Date
JPS5520070A true JPS5520070A (en) 1980-02-13
JPS6133307B2 JPS6133307B2 (en) 1986-08-01

Family

ID=14082994

Family Applications (1)

Application Number Title Priority Date Filing Date
JP9346278A Granted JPS5520070A (en) 1978-07-31 1978-07-31 Clock pulse generation circuit for picture broadcast receiver

Country Status (1)

Country Link
JP (1) JPS5520070A (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5925095A (en) * 1982-07-31 1984-02-08 Asahi Chem Ind Co Ltd Pumping plant

Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5165822A (en) * 1974-12-05 1976-06-07 Matsushita Electric Ind Co Ltd SEISHIGAZO JUSHINSOCHI

Patent Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5165822A (en) * 1974-12-05 1976-06-07 Matsushita Electric Ind Co Ltd SEISHIGAZO JUSHINSOCHI

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5925095A (en) * 1982-07-31 1984-02-08 Asahi Chem Ind Co Ltd Pumping plant

Also Published As

Publication number Publication date
JPS6133307B2 (en) 1986-08-01

Similar Documents

Publication Publication Date Title
JPS5557181A (en) Electronic watch
JPS6478213A (en) Synchronizing circuit for optical scanning device
JPS57203213A (en) Clock signal reproducing circuit
JPS5520070A (en) Clock pulse generation circuit for picture broadcast receiver
JPS57164689A (en) Pal system synchronizing signal generator
JPS55107388A (en) Synchronizing signal separation system
JPS5619263A (en) Waveform shaping circuit
JPS53129570A (en) Crystal oscillator circuit
JPS5566184A (en) Clock pulse generator circuit for picture broadcast receiver
JPS558166A (en) Data transmission system
JPS5535545A (en) Digital phase synchronous circuit
JPS54137217A (en) Facsimile device
JPS5378725A (en) Process circuit for color video signal
JPS54141507A (en) Phase synchronism circuit
JPS5210620A (en) Method for correcting fluctuation of time axis
JPS54150020A (en) Medium feeding system
JPS5232222A (en) Sampling pulse producting circuit
JPS5641773A (en) Synchronous switching device for signal for driving inverter
JPS5467471A (en) Electronic watch with receiver
JPS5579682A (en) Controller for pulse width modulation inverter
JPS5742230A (en) Clock switching device
JPS5333041A (en) Frequency step-multiplication circuit
JPS57185707A (en) Frequency conversion circuit
JPS52144221A (en) Ghost delection circuit system
JPS5238810A (en) Receiving synchronization system in time sharing communicating unit