JPS55154632A - Level counter circuit - Google Patents
Level counter circuitInfo
- Publication number
- JPS55154632A JPS55154632A JP6250779A JP6250779A JPS55154632A JP S55154632 A JPS55154632 A JP S55154632A JP 6250779 A JP6250779 A JP 6250779A JP 6250779 A JP6250779 A JP 6250779A JP S55154632 A JPS55154632 A JP S55154632A
- Authority
- JP
- Japan
- Prior art keywords
- signal
- level
- fed
- gate
- low levels
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Landscapes
- Compression, Expansion, Code Conversion, And Decoders (AREA)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP6250779A JPS55154632A (en) | 1979-05-21 | 1979-05-21 | Level counter circuit |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP6250779A JPS55154632A (en) | 1979-05-21 | 1979-05-21 | Level counter circuit |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS55154632A true JPS55154632A (en) | 1980-12-02 |
JPS6144335B2 JPS6144335B2 (ja) | 1986-10-02 |
Family
ID=13202149
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP6250779A Granted JPS55154632A (en) | 1979-05-21 | 1979-05-21 | Level counter circuit |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS55154632A (ja) |
-
1979
- 1979-05-21 JP JP6250779A patent/JPS55154632A/ja active Granted
Also Published As
Publication number | Publication date |
---|---|
JPS6144335B2 (ja) | 1986-10-02 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JPS6437797A (en) | Eprom device | |
JPS57127989A (en) | Mos static type ram | |
JPS55105436A (en) | Sense circuit | |
JPS5325324A (en) | Address selection system | |
JPS56129570A (en) | Booster circuit | |
JPS56117391A (en) | Buffer circuit | |
EP0327340A3 (en) | Decoder circuit | |
EP0111262A3 (en) | Output multiplexer having one gate delay | |
JPS5368514A (en) | Driving system for matrix panel | |
JPS57179997A (en) | Semiconductor memory | |
JPS55154632A (en) | Level counter circuit | |
JPS5470736A (en) | Decoder circuit | |
JPS5725726A (en) | Synchronous decoder | |
JPS5686527A (en) | Data latch circuit | |
JPS5685127A (en) | Digital signal processor | |
JPS54152936A (en) | Output buffer circuit | |
JPS53103338A (en) | Large-scale integrated circuit | |
JPS5323291A (en) | Voltage converter circuit | |
JPS54109730A (en) | Semiconductor read-only memory | |
JPS5334494A (en) | Driving circuit for electronic optical display | |
JPS542046A (en) | Logic circuit | |
JPS56156023A (en) | Complementary field effect transistor input circuit | |
JPS5394826A (en) | Control device for input/output signal | |
JPS5315723A (en) | Priority selection circuit | |
JPS5342681A (en) | High frequency compound transistor |