JPS55123260A - Composite exchange redundancy system - Google Patents

Composite exchange redundancy system

Info

Publication number
JPS55123260A
JPS55123260A JP3145979A JP3145979A JPS55123260A JP S55123260 A JPS55123260 A JP S55123260A JP 3145979 A JP3145979 A JP 3145979A JP 3145979 A JP3145979 A JP 3145979A JP S55123260 A JPS55123260 A JP S55123260A
Authority
JP
Japan
Prior art keywords
exchange part
spc4
cpu1
data exchange
circuit
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP3145979A
Other languages
Japanese (ja)
Other versions
JPS6234187B2 (en
Inventor
Hideo Kasahara
Motojiro Nishio
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NEC Corp
Original Assignee
NEC Corp
Nippon Electric Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by NEC Corp, Nippon Electric Co Ltd filed Critical NEC Corp
Priority to JP3145979A priority Critical patent/JPS55123260A/en
Publication of JPS55123260A publication Critical patent/JPS55123260A/en
Publication of JPS6234187B2 publication Critical patent/JPS6234187B2/ja
Granted legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L12/00—Data switching networks
    • H04L12/50—Circuit switching systems, i.e. systems in which the path is physically permanent during the communication

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Signal Processing (AREA)
  • Monitoring And Testing Of Exchanges (AREA)
  • Exchange Systems With Centralized Control (AREA)
  • Data Exchanges In Wide-Area Networks (AREA)

Abstract

PURPOSE:To enable redundant operation without causing a system-down state even if either communication part would get out of order, by arranging a data exchange part and circuit exchange part in parallel to a circuit for a mutual health check on the opposite parts. CONSTITUTION:Central processing part CPU1, connected to memory unit 2, constitutes the processing part of a data exchange part and also control circuit exchange part 3 (composed of communication control part SPC4 and switching network 5). In this system, health check data are interchanged between CPU1 and SPC4 at constant periods. If normal ''SNS'' signals wound not be returned from SPC4 although CPU1 sends the n-number ''ACT'' signals, the abnormality of exchange part 3 is recognized and, for example, when there is a call from a telephone set, the data exchange part sends a connection-disabled message to terminal controller 13, so that the terminal can send, for example, only digital facsimile information.
JP3145979A 1979-03-16 1979-03-16 Composite exchange redundancy system Granted JPS55123260A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP3145979A JPS55123260A (en) 1979-03-16 1979-03-16 Composite exchange redundancy system

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP3145979A JPS55123260A (en) 1979-03-16 1979-03-16 Composite exchange redundancy system

Publications (2)

Publication Number Publication Date
JPS55123260A true JPS55123260A (en) 1980-09-22
JPS6234187B2 JPS6234187B2 (en) 1987-07-24

Family

ID=12331836

Family Applications (1)

Application Number Title Priority Date Filing Date
JP3145979A Granted JPS55123260A (en) 1979-03-16 1979-03-16 Composite exchange redundancy system

Country Status (1)

Country Link
JP (1) JPS55123260A (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6157967A (en) * 1992-12-17 2000-12-05 Tandem Computer Incorporated Method of data communication flow control in a data processing system using busy/ready commands

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6157967A (en) * 1992-12-17 2000-12-05 Tandem Computer Incorporated Method of data communication flow control in a data processing system using busy/ready commands

Also Published As

Publication number Publication date
JPS6234187B2 (en) 1987-07-24

Similar Documents

Publication Publication Date Title
MY103467A (en) Interprocessor switching network
JPS6451549A (en) Fault tolerant digital data processor having improved bus protocol
DE3275595D1 (en) Digital data processor with fault-tolerant bus protocol
JPS55123260A (en) Composite exchange redundancy system
JPS5533320A (en) Reception host diagnosis system for network
JPS5534568A (en) Present-office modification system
JPS55137747A (en) Connection control system in data switching metwork
GB1531334A (en) Switching system
ZA847565B (en) A multi-processor central control unit for a data exchange system
JPS58108856A (en) Signal separation control system of terminal controller
JPS56137754A (en) Control system of information transferring
JPS5559572A (en) Computer network structure system
JPS5493903A (en) Test system for backup circuit
JPS56136059A (en) Data transmission system
KR910005713A (en) Digital electronic exchange which consists of redundant time switch device
FI875542A (en) FOERFARANDE FOER TESTNING AV EN ANSLUTNINGSENHET.
JPS57136239A (en) Device address switching system
JPS5798048A (en) Memory information voice message for electronic computer
JPH0137034B2 (en)
JPS5595490A (en) System switching system for exchange
JPS5412235A (en) Connection switching unit of data terminal system
EP0143455A3 (en) Traffic simulation device
JPS59186497A (en) Time-division switchboard
JPS5566165A (en) Information control service system
MOCCIA et al. Data teleprocessing in an intelligent terminals networks. Part 3: Specifications of the line protocol