JPS55110048A - Pellet bonding method - Google Patents
Pellet bonding methodInfo
- Publication number
- JPS55110048A JPS55110048A JP1616279A JP1616279A JPS55110048A JP S55110048 A JPS55110048 A JP S55110048A JP 1616279 A JP1616279 A JP 1616279A JP 1616279 A JP1616279 A JP 1616279A JP S55110048 A JPS55110048 A JP S55110048A
- Authority
- JP
- Japan
- Prior art keywords
- substrate
- bonding
- alloy layer
- projection
- eutectic alloy
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L24/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/28—Structure, shape, material or disposition of the layer connectors prior to the connecting process
- H01L2224/29—Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
- H01L2224/29001—Core members of the layer connector
- H01L2224/29005—Structure
- H01L2224/29007—Layer connector smaller than the underlying bonding area
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/28—Structure, shape, material or disposition of the layer connectors prior to the connecting process
- H01L2224/29—Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
- H01L2224/29001—Core members of the layer connector
- H01L2224/29099—Material
- H01L2224/291—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/28—Structure, shape, material or disposition of the layer connectors prior to the connecting process
- H01L2224/29—Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
- H01L2224/29001—Core members of the layer connector
- H01L2224/29099—Material
- H01L2224/291—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
- H01L2224/29138—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
- H01L2224/29144—Gold [Au] as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
- H01L2224/8319—Arrangement of the layer connectors prior to mounting
- H01L2224/83192—Arrangement of the layer connectors prior to mounting wherein the layer connectors are disposed only on another item or body to be connected to the semiconductor or solid-state body
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/013—Alloys
- H01L2924/0132—Binary Alloys
- H01L2924/01322—Eutectic Alloys, i.e. obtained by a liquid transforming into two solid phases
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/151—Die mounting substrate
- H01L2924/1515—Shape
- H01L2924/15153—Shape the die mounting substrate comprising a recess for hosting the device
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/151—Die mounting substrate
- H01L2924/156—Material
- H01L2924/15786—Material with a principal constituent of the material being a non metallic, non metalloid inorganic material
- H01L2924/15787—Ceramics, e.g. crystalline carbides, nitrides or oxides
Landscapes
- Engineering & Computer Science (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Die Bonding (AREA)
Abstract
PURPOSE: To insure firm bonding by conducting bonding after an eutectic alloy layer is raised in the center of the junction surface of a pellet or a sustrate, in bonding by means of an eutectic alloy layer onto the substrate of a pellet.
CONSTITUTION: Metal film 2 is formed by metallization in the center depression of the upper surface of ceramic substrate 1, to be used in a ceramic package, in which elements required in a package, such as wiring layers, are sufficiently formed. Next, semispherical projection 3 made of an eutectic alloy layer of gold and silicon is formed in the center of film 2. On top of this is pressed collet 4 fitted with silicon circuit element 5 on its lower surface. Subsequently, while substrate 1 is being heated on a heat block to 450W510°C, element 5 is rubbed onto projection 3, and thereby projection 3 is melted and element 5 and film 2 are welded together. By this, even if the flatness of the surface of substrate 1 is not good, no defective bonding occurs and the reliability and production yields can be improved.
COPYRIGHT: (C)1980,JPO&Japio
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP1616279A JPS55110048A (en) | 1979-02-16 | 1979-02-16 | Pellet bonding method |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP1616279A JPS55110048A (en) | 1979-02-16 | 1979-02-16 | Pellet bonding method |
Publications (1)
Publication Number | Publication Date |
---|---|
JPS55110048A true JPS55110048A (en) | 1980-08-25 |
Family
ID=11908804
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP1616279A Pending JPS55110048A (en) | 1979-02-16 | 1979-02-16 | Pellet bonding method |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS55110048A (en) |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS5987825A (en) * | 1982-11-11 | 1984-05-21 | Toshiba Corp | Die-bonding method |
US5089439A (en) * | 1990-02-02 | 1992-02-18 | Hughes Aircraft Company | Process for attaching large area silicon-backed chips to gold-coated surfaces |
-
1979
- 1979-02-16 JP JP1616279A patent/JPS55110048A/en active Pending
Cited By (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS5987825A (en) * | 1982-11-11 | 1984-05-21 | Toshiba Corp | Die-bonding method |
JPH0554260B2 (en) * | 1982-11-11 | 1993-08-12 | Tokyo Shibaura Electric Co | |
US5089439A (en) * | 1990-02-02 | 1992-02-18 | Hughes Aircraft Company | Process for attaching large area silicon-backed chips to gold-coated surfaces |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US3716907A (en) | Method of fabrication of semiconductor device package | |
US6340630B1 (en) | Method for making interconnect for low temperature chip attachment | |
US5391514A (en) | Low temperature ternary C4 flip chip bonding method | |
US4763829A (en) | Soldering of electronic components | |
KR840000477B1 (en) | Fabrication of circuit packages | |
JPH03166739A (en) | Method for soldering | |
JPH0273648A (en) | Electronic circuit and its manufacture | |
US3470611A (en) | Semiconductor device assembly method | |
JPS57143838A (en) | Manufacture of semiconductor device | |
JPS55110048A (en) | Pellet bonding method | |
JPH02206138A (en) | Method of mounting flip-chip | |
JP2570626B2 (en) | Board connection structure and connection method | |
JPS61181136A (en) | Die bonding | |
JPS62287647A (en) | Connecting bump semiconductor chip | |
JPS54157479A (en) | Electrode terminal forming method to wiring connecting semiconductor elements | |
TWI233673B (en) | Dual-set ball grid array packaging method | |
JPH0222989Y2 (en) | ||
JP3041318B2 (en) | Semiconductor device bonding equipment | |
JPH03291938A (en) | Bump forming method of semiconductor device | |
TW510003B (en) | Flip chip semiconductor encapsulation with solder block pre-made on the substrate and method for producing the same | |
JPH06244244A (en) | Substrate for semiconductor device mounting | |
JPS60143636A (en) | Electronic component parts | |
JPH01205551A (en) | Formation of solder bump electrode | |
JPS5950094B2 (en) | Flip chip reflow bonding method | |
JPH0483353A (en) | Manufacture of semiconductor integrated circuit device |