JPS55107345A - Pilot signal erase system - Google Patents

Pilot signal erase system

Info

Publication number
JPS55107345A
JPS55107345A JP1449179A JP1449179A JPS55107345A JP S55107345 A JPS55107345 A JP S55107345A JP 1449179 A JP1449179 A JP 1449179A JP 1449179 A JP1449179 A JP 1449179A JP S55107345 A JPS55107345 A JP S55107345A
Authority
JP
Japan
Prior art keywords
signal
unit
phase
fed
output
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP1449179A
Other languages
Japanese (ja)
Inventor
Yasubumi Shiromizu
Akio Sabato
Shinichi Koike
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NEC Corp
Original Assignee
NEC Corp
Nippon Electric Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by NEC Corp, Nippon Electric Co Ltd filed Critical NEC Corp
Priority to JP1449179A priority Critical patent/JPS55107345A/en
Publication of JPS55107345A publication Critical patent/JPS55107345A/en
Pending legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04BTRANSMISSION
    • H04B3/00Line transmission systems
    • H04B3/02Details
    • H04B3/04Control of transmission; Equalising
    • H04B3/10Control of transmission; Equalising by pilot signal

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Signal Processing (AREA)
  • Cable Transmission Systems, Equalization Of Radio And Reduction Of Echo (AREA)

Abstract

PURPOSE:To remove P signal inserted in the signal band or near the signal band with a simple constitution, by controlling the amplitude of pilot P erase signal based on the identified error information of reception signal. CONSTITUTION:The reception signal is divided into two, signal 201 and signal 202, at the distributor 11. The signal 202 is fed to the P signal pickup unit 13, the output of the pickup unit 13 is inputted to the phase synchronizing circuit 14, to produce the P signal inserted to the reception signal and the signal 204 in phase synchronism. The signal 204 is divided into two, one is fed to the amplitude variable unit 15 and another is fed to the variable phase shifter 19. The phase shifter 19 outputs the signal adjusting the input signal to the same phase as the output signal 206 of the coupler 12. This signal is converted into digital signal and latched 23 in the sample timing of the identifying unit 18. The output of the circuit 23 takes corelativity with the identified error signal from the identifying unit 18 at the corelativity unit 21 and fed as the amplitude control voltage of the variable unit 15 with smoothing 20. The output of the variable unit 15 is adjusted to the optimum phase erasing the P signal at the phase shifter 17 and P signal of the signal 201 is rejected at the coupler 12 and outputted.
JP1449179A 1979-02-09 1979-02-09 Pilot signal erase system Pending JPS55107345A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP1449179A JPS55107345A (en) 1979-02-09 1979-02-09 Pilot signal erase system

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP1449179A JPS55107345A (en) 1979-02-09 1979-02-09 Pilot signal erase system

Publications (1)

Publication Number Publication Date
JPS55107345A true JPS55107345A (en) 1980-08-18

Family

ID=11862514

Family Applications (1)

Application Number Title Priority Date Filing Date
JP1449179A Pending JPS55107345A (en) 1979-02-09 1979-02-09 Pilot signal erase system

Country Status (1)

Country Link
JP (1) JPS55107345A (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5339132A (en) * 1991-07-16 1994-08-16 Fujitsu Isotec Limited Mount structure of a light emitting element array in electronic photographic apparatus

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5339132A (en) * 1991-07-16 1994-08-16 Fujitsu Isotec Limited Mount structure of a light emitting element array in electronic photographic apparatus

Similar Documents

Publication Publication Date Title
JPS55107345A (en) Pilot signal erase system
DE3061865D1 (en) Spectrum converter for analog signals
JPS5634267A (en) Synchronizing circuit
JPS52114256A (en) Phase synchronization circuit
GB2155282A (en) Multi-function data signal processing method and apparatus
JPS53131815A (en) Phase linear type emphasizer
SU593188A1 (en) Multichannel phase digital follow-up system
JPS5612550A (en) Control device for peak process time
JPS55135449A (en) Timing phase control system for high-speed duo-binary waveform discrimination
JPS6444998A (en) Frequency shifter
JPS536553A (en) Variable gain amplifier
JPS55607A (en) Frequency discriminator
JPS5675729A (en) Display device for multiplex propagation path distortion
JPS5516556A (en) Time readjustment system for data signal
JPS5314280A (en) Control system
JPS5662439A (en) Erase system for pilot signal
NL7710959A (en) Chromatic key signal generator for colour TV - has switch=over circuit linking second video source via controlled amplifier linked to matrix circuit
JPS561697A (en) Mixing process circuit for digital signal
JPS5439118A (en) Musical sound signal converting device
JPS5679503A (en) Fluctuation noize generator
JPS53112027A (en) Recording and reproducing system for color signal
JPS5634215A (en) Phase compensating circuit
JPS54153561A (en) Parallel-serial conversion circuit
GB1026806A (en) Receiving apparatus and frequency shift keying systems for the utilisation thereof
JPS54145411A (en) Frequency detection system