JPS55105885A - Core memory device - Google Patents
Core memory deviceInfo
- Publication number
- JPS55105885A JPS55105885A JP1080179A JP1080179A JPS55105885A JP S55105885 A JPS55105885 A JP S55105885A JP 1080179 A JP1080179 A JP 1080179A JP 1080179 A JP1080179 A JP 1080179A JP S55105885 A JPS55105885 A JP S55105885A
- Authority
- JP
- Japan
- Prior art keywords
- core
- waveform
- amplifier
- turned
- differential amplifier
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Classifications
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
- G11C11/02—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using magnetic elements
Landscapes
- Engineering & Computer Science (AREA)
- Computer Hardware Design (AREA)
- Static Random-Access Memory (AREA)
Abstract
PURPOSE:To minimize the dispersion of the output waveform of the differential amplifier caused by the position of the core arrangement, by securing the uniform distances from the core to the both input terminals of the differential amplifier. CONSTITUTION:With selection of core 2 for reading, switch circuit 7 is turned off by control circuit 8. And the output signal of core 22 arrives at input terminals (a) and (b) of differential amplifier 4 with the same attenuation amount and the same delay time each. Thus the input waveform of amplifier 4 is changed into the bipolar signal of the symmetrical form, and the output waveform emerges in the form of the single-peak type waveform. On the other hand, with selection of core 3, circuit 7 is turned on and the low impedance is secured between points (c) and (d) of sense wire 1. As a result, the input waveform of amplifier 4 is turned to the bipolar signal of the asymmetrical form, but the difference is very slight. Accordingly, the output waveform of amplifier 4 is approximated to the single-peak type. Thus a large amount of margin can be secured.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP1080179A JPS55105885A (en) | 1979-02-01 | 1979-02-01 | Core memory device |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP1080179A JPS55105885A (en) | 1979-02-01 | 1979-02-01 | Core memory device |
Publications (1)
Publication Number | Publication Date |
---|---|
JPS55105885A true JPS55105885A (en) | 1980-08-13 |
Family
ID=11760429
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP1080179A Pending JPS55105885A (en) | 1979-02-01 | 1979-02-01 | Core memory device |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS55105885A (en) |
-
1979
- 1979-02-01 JP JP1080179A patent/JPS55105885A/en active Pending
Similar Documents
Publication | Publication Date | Title |
---|---|---|
GB2047493B (en) | Signal amplifier circuit arrangement with output current limiting function | |
JPS52152145A (en) | Latching circulator | |
JPS55105885A (en) | Core memory device | |
ES449996A1 (en) | Arrangement for producing pulse-shaped signals | |
JPS5341969A (en) | Analogue signal selecting circuit | |
JPS57180228A (en) | Variable delay circuit | |
JPS533049A (en) | Logical circuit | |
JPS5647988A (en) | Semiconductor memory device | |
JPS573431A (en) | Complementary mos logical circuit | |
JPS5694519A (en) | Magnetic recording and reproducing circuit | |
IE802705L (en) | Decoder circuit | |
JPS52144253A (en) | Flip-flop circuit | |
JPS53113437A (en) | Semiconductor memory unit | |
JPS55151806A (en) | Signal level control circuit | |
JPS5413233A (en) | Non-volatile semiconductor memory unit | |
JPS52110553A (en) | Voltage control type variable resistor | |
JPS534457A (en) | Amplifier circuit | |
JPS5381219A (en) | Writing and driving circuit for magnetic head of two terminal type | |
JPS5720992A (en) | Storage device | |
JPS5223317A (en) | Automatic gain set circuit of magnetic memory | |
JPS51146152A (en) | Signal selection circuit | |
JPS5360125A (en) | Semiconductor memory unit | |
JPS56160611A (en) | Analog quantity indicator | |
JPS52137238A (en) | Gain control circuit | |
JPS5260544A (en) | Signal converter circuit |