JPS5495145A - System check system - Google Patents
System check systemInfo
- Publication number
- JPS5495145A JPS5495145A JP298378A JP298378A JPS5495145A JP S5495145 A JPS5495145 A JP S5495145A JP 298378 A JP298378 A JP 298378A JP 298378 A JP298378 A JP 298378A JP S5495145 A JPS5495145 A JP S5495145A
- Authority
- JP
- Japan
- Prior art keywords
- cpus
- output
- circuits
- malfunction
- constitution
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Landscapes
- Debugging And Monitoring (AREA)
Abstract
PURPOSE: To improve a system reliablity by providing a logical operation element for inter-microprocessor monitor and control to give a constitution where the processing and the countermeasure for malfunction can be performed rapidly.
CONSTITUTION: In the system where microprocessors μ-CPUs 7 and 8 are operated, coincidence decision circuits 9 and 10 and FF 11 which is set and reset by the output of circuits 9 and 10 are provided between data busses C and C' of μ-CPUs 7 and 8, and the output of FF 11 is connected to monitoring flag terminals F1 and F2 of μ-CPUs 7 and 8 respectively. Then, the output of circuits 9 and 10 is monitored by FF 11; and when the control direction of one of circuits 9 and 10 becomes reverse to normal-state conditions, the operation of FF 11 is inverted to communicate malfunction to μ-CPUs 7 and 8 by the output of FF 11, thereby controlling so that malfunction can be removed.
COPYRIGHT: (C)1979,JPO&Japio
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP53002983A JPS5916304B2 (en) | 1978-01-13 | 1978-01-13 | System check method |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP53002983A JPS5916304B2 (en) | 1978-01-13 | 1978-01-13 | System check method |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS5495145A true JPS5495145A (en) | 1979-07-27 |
JPS5916304B2 JPS5916304B2 (en) | 1984-04-14 |
Family
ID=11544596
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP53002983A Expired JPS5916304B2 (en) | 1978-01-13 | 1978-01-13 | System check method |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS5916304B2 (en) |
-
1978
- 1978-01-13 JP JP53002983A patent/JPS5916304B2/en not_active Expired
Also Published As
Publication number | Publication date |
---|---|
JPS5916304B2 (en) | 1984-04-14 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JPS61500570A (en) | Method for monitoring electronic computing modules such as microprocessors | |
JPS5495145A (en) | System check system | |
JPS5518729A (en) | Parallel triple system constituting method of computer system | |
JPS55138103A (en) | Engine controller | |
JPS5790714A (en) | Monitor system of numerical control machine tool | |
JPS5720847A (en) | Computer system | |
JPS5347614A (en) | Control system for magnetically suspended and driven vehicle | |
JPS5324743A (en) | Bus selector for electronic computer | |
JPS55157022A (en) | Output circuit for microcomputer | |
JPS5392641A (en) | Trouble recorvery processing system of computing control unit | |
JPS5730056A (en) | Failure processing system for data processing system | |
JPS5493340A (en) | Duplex processing system | |
JPS54159839A (en) | Back-up system of cpu unit | |
JPS5541562A (en) | Fault recovery system | |
JPS5338236A (en) | Multi-computer system | |
JPS553049A (en) | Sequence controller | |
JPS5289439A (en) | Computer backup system | |
JPS5727322A (en) | Input and output controlling system of computer | |
JPS51137342A (en) | Load control unit | |
JPS55134465A (en) | Recovery system in system having external memory unit | |
JPS559215A (en) | Information processing system | |
JPS53106535A (en) | System control system | |
JPS5373934A (en) | Data exchange control system | |
JPS5616219A (en) | Power supply control system | |
JPS533749A (en) | Input-output interruption processing system |