JPS5489426A - Digital display circuit - Google Patents

Digital display circuit

Info

Publication number
JPS5489426A
JPS5489426A JP15787177A JP15787177A JPS5489426A JP S5489426 A JPS5489426 A JP S5489426A JP 15787177 A JP15787177 A JP 15787177A JP 15787177 A JP15787177 A JP 15787177A JP S5489426 A JPS5489426 A JP S5489426A
Authority
JP
Japan
Prior art keywords
counter
address
data
outputs
data3
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP15787177A
Other languages
Japanese (ja)
Other versions
JPS6127754B2 (en
Inventor
Toru Yokoe
Katsuhiko Miyagawa
Hirotaka Otsuka
Kazutoyo Hirozawa
Yoshiaki Hasegawa
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Panasonic Holdings Corp
Original Assignee
Matsushita Electric Industrial Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Matsushita Electric Industrial Co Ltd filed Critical Matsushita Electric Industrial Co Ltd
Priority to JP15787177A priority Critical patent/JPS5489426A/en
Publication of JPS5489426A publication Critical patent/JPS5489426A/en
Publication of JPS6127754B2 publication Critical patent/JPS6127754B2/ja
Granted legal-status Critical Current

Links

Landscapes

  • Digital Computer Display Output (AREA)
  • Control Of Indicators Other Than Cathode Ray Tubes (AREA)

Abstract

PURPOSE: To make it possible to display the arbitrary number of data periodically at a time by using the same display equipment by providing a memory which can output corresponding read address data to a read address signal, etc.
CONSTITUTION: When four data DATA0 to DATA3 are written in memory 10, outputs WA to WD of counter 3 are "3". Comparator 9 compares outputs WA to WD of counter 3 with outputs RA to RD of counter 8 and transfers clear signal SCL to counter 8 to make RA to RD of 0 when the value of RA to RD is larger. As a result, since read addresses RA to RD charges from value "0" to "3" at the period of clock ϕ, DATA0 to DATA3 are displayed successively at the same period on LED numeric display equipments 13 and 14. Then, since there are four address assignment signals, maximum 16 data from "0" address to "15" address are stored and displayed successively.
COPYRIGHT: (C)1979,JPO&Japio
JP15787177A 1977-12-27 1977-12-27 Digital display circuit Granted JPS5489426A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP15787177A JPS5489426A (en) 1977-12-27 1977-12-27 Digital display circuit

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP15787177A JPS5489426A (en) 1977-12-27 1977-12-27 Digital display circuit

Publications (2)

Publication Number Publication Date
JPS5489426A true JPS5489426A (en) 1979-07-16
JPS6127754B2 JPS6127754B2 (en) 1986-06-26

Family

ID=15659217

Family Applications (1)

Application Number Title Priority Date Filing Date
JP15787177A Granted JPS5489426A (en) 1977-12-27 1977-12-27 Digital display circuit

Country Status (1)

Country Link
JP (1) JPS5489426A (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2007287785A (en) * 2006-04-13 2007-11-01 Chugoku Electric Power Co Inc:The Device for hanging transformer, and method for installing transformer by hanging

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS61169760U (en) * 1985-04-10 1986-10-21

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2007287785A (en) * 2006-04-13 2007-11-01 Chugoku Electric Power Co Inc:The Device for hanging transformer, and method for installing transformer by hanging

Also Published As

Publication number Publication date
JPS6127754B2 (en) 1986-06-26

Similar Documents

Publication Publication Date Title
JPS5151371A (en)
ES467134A1 (en) Circuit arrangement for the digital correction of time base errors of a television signal using variable addressing of a memory
JPS5530779A (en) Digital input unit
JPS5454531A (en) Crt display unti
JPS5392613A (en) Data transmission system
JPS5489426A (en) Digital display circuit
KR880013320A (en) Output pulse generator
JPS5733363A (en) Waveform storage device
JPS5467337A (en) Video memory unit
JPS5775046A (en) Phose absorbing circuit
JPS5730053A (en) Memory parity check system
JPS5690647A (en) Scrambler circuit
JPS54126006A (en) Information service device
JPS6481068A (en) Simulation circuit for digital signal processing circuit
JPS54112128A (en) Pattern display unit
JPS6429926A (en) Fifo circuit
JPS5435652A (en) Operation recording system
JPS53121403A (en) Control unit for memory circuit
JPS5440411A (en) Signal inspecting circuit
JPS54101362A (en) All electronic type watch
JPS55129999A (en) Data memory protection circuit
JPS5427730A (en) Display unut on repetitive scanning system
JPS6488817A (en) Clock device
JPS6424755A (en) Recording apparatus
JPS5489428A (en) Pattern generator