JPS5471534A - Multiplier - Google Patents
MultiplierInfo
- Publication number
- JPS5471534A JPS5471534A JP13862577A JP13862577A JPS5471534A JP S5471534 A JPS5471534 A JP S5471534A JP 13862577 A JP13862577 A JP 13862577A JP 13862577 A JP13862577 A JP 13862577A JP S5471534 A JPS5471534 A JP S5471534A
- Authority
- JP
- Japan
- Prior art keywords
- multiplier
- multiplicand
- converter
- power
- outputted
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
- G06F7/38—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation
- G06F7/48—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation using non-contact-making devices, e.g. tube, solid state device; using unspecified devices
- G06F7/49—Computations with a radix, other than binary, 8, 16 or decimal, e.g. ternary, negative or imaginary radices, mixed radix non-linear PCM
Landscapes
- Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Physics & Mathematics (AREA)
- Computational Mathematics (AREA)
- Computing Systems (AREA)
- Mathematical Analysis (AREA)
- Mathematical Optimization (AREA)
- Pure & Applied Mathematics (AREA)
- Theoretical Computer Science (AREA)
- Nonlinear Science (AREA)
- General Engineering & Computer Science (AREA)
Abstract
PURPOSE:To speed up the calculation speed and to increase the accuracy, by utilizing the theorem in which all positive integers are represented with the combination not duplicated with the power of 3 and by constituting the multiplier used for digital units simply in circuit constitution. CONSTITUTION:The multiplier converter 10 generating the multiplication values 3<0>x, 3<1>x,... multiplying a series of power 3<0>, 3<1>, 3<2>... to the numeral 3 to the inputted multiplier x, and the data corresponding to the multiplicand y represented in the combination of the third power are memorized every multiplicand y, and the data corresponding to the multiplicand y inputted is outputted by the multiplicand converter 20. Further, among the multiplier from the output of the multiplier converter 10, the gate circuit 30 only passing through the multiplier selected with the output signal of the multiplicand converter 20 and the adder 40 outputting x, y of the multiplier and multiplicand through the addition of the multiplier outputted from the gate circuit 30 are provided, constituting the multiplier used for digital units.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP13862577A JPS5938613B2 (en) | 1977-11-18 | 1977-11-18 | multiplier |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP13862577A JPS5938613B2 (en) | 1977-11-18 | 1977-11-18 | multiplier |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS5471534A true JPS5471534A (en) | 1979-06-08 |
| JPS5938613B2 JPS5938613B2 (en) | 1984-09-18 |
Family
ID=15226429
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP13862577A Expired JPS5938613B2 (en) | 1977-11-18 | 1977-11-18 | multiplier |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS5938613B2 (en) |
-
1977
- 1977-11-18 JP JP13862577A patent/JPS5938613B2/en not_active Expired
Also Published As
| Publication number | Publication date |
|---|---|
| JPS5938613B2 (en) | 1984-09-18 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| ES443678A1 (en) | Modular signal processor having a hierarchical structure | |
| JPS5345939A (en) | Ram circuit | |
| JPS5471534A (en) | Multiplier | |
| JPS5330241A (en) | Arithmetic unit | |
| JPS5438199A (en) | Calculation board | |
| JPS54101633A (en) | Binomial vector multiplier circuit | |
| JPS57108933A (en) | Detector for multiplication error | |
| ES447532A1 (en) | Digital phase-locked loop for speed measurement, in particular for use in antiskid control systems | |
| JPS55110343A (en) | Arithmetic circuit | |
| JPS53138667A (en) | A/d converter circuit | |
| JPS5520508A (en) | Processor for division | |
| JPS6484333A (en) | Divider | |
| SU416840A1 (en) | ||
| JPS5663649A (en) | Parallel multiplication apparatus | |
| SU1115053A1 (en) | Number-to-pulse exponential function generator | |
| SU675421A1 (en) | Digital squarer | |
| JPS55164942A (en) | Division circuit | |
| JPS52109352A (en) | Digital filter | |
| SU470812A1 (en) | Device for calculating the coefficients of the decomposition of functions in a series | |
| JPS53103336A (en) | Logic arithmetic circuit | |
| SU860062A1 (en) | Device for multiplication | |
| SU399865A1 (en) | FREQUENCY-PULSE FUNCTIONAL CONVERTER | |
| SU860287A1 (en) | Digital filter | |
| SU494750A1 (en) | Device for modeling a two-dimensional random vector | |
| SU493916A1 (en) | Functional frequency converter to code |