JPS5463635A - Processing system for data buffer area management - Google Patents
Processing system for data buffer area managementInfo
- Publication number
- JPS5463635A JPS5463635A JP12949377A JP12949377A JPS5463635A JP S5463635 A JPS5463635 A JP S5463635A JP 12949377 A JP12949377 A JP 12949377A JP 12949377 A JP12949377 A JP 12949377A JP S5463635 A JPS5463635 A JP S5463635A
- Authority
- JP
- Japan
- Prior art keywords
- data buffer
- main memory
- area
- unit
- memory
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Landscapes
- Small-Scale Networks (AREA)
Abstract
PURPOSE: To improve system processing efficiency by performing the management of the whole of the memory area on the main memory by CPU and performing the management of use conditions by indicating the area, which can be used as a data buffer area, to channel units from CPU.
CONSTITUTION: In the data processing system where CPUl, main memory 2, channel unit 4 and one or plural sub-channel units 5-0 to 5-n connected to unit 4 are provided and unit 4 transmits and receives data by the direct memory access for the data buffer area prepared on main memory 2, unit 4 is provided with data buffer stack area 14 which stores address information of data buffer areas 16-0, 16-1... on main memory 2. Furthr, microprocessor 6, control memory 7 and common bus interface part 9 which manage buffer areas 16-0, 16-1... existing on main memory 2 are provided to manage the use conditions of buffer areas 16-0, 16-1... by the instruction of CPU1.
COPYRIGHT: (C)1979,JPO&Japio
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP52129493A JPS5841527B2 (en) | 1977-10-28 | 1977-10-28 | Data buffer area management processing method |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP52129493A JPS5841527B2 (en) | 1977-10-28 | 1977-10-28 | Data buffer area management processing method |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS5463635A true JPS5463635A (en) | 1979-05-22 |
JPS5841527B2 JPS5841527B2 (en) | 1983-09-13 |
Family
ID=15010833
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP52129493A Expired JPS5841527B2 (en) | 1977-10-28 | 1977-10-28 | Data buffer area management processing method |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS5841527B2 (en) |
Families Citing this family (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
EP3949742A4 (en) | 2019-03-28 | 2022-12-07 | Morinaga Milk Industry Co., Ltd. | Heat-resistant bacterium composition |
Citations (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS5177102A (en) * | 1974-12-27 | 1976-07-03 | Nippon Electric Co | |
JPS545637A (en) * | 1977-06-15 | 1979-01-17 | Hitachi Ltd | Communication control unit |
-
1977
- 1977-10-28 JP JP52129493A patent/JPS5841527B2/en not_active Expired
Patent Citations (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS5177102A (en) * | 1974-12-27 | 1976-07-03 | Nippon Electric Co | |
JPS545637A (en) * | 1977-06-15 | 1979-01-17 | Hitachi Ltd | Communication control unit |
Also Published As
Publication number | Publication date |
---|---|
JPS5841527B2 (en) | 1983-09-13 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JPS56129950A (en) | Information processor | |
JPS57138079A (en) | Information processor | |
JPS5463635A (en) | Processing system for data buffer area management | |
JPS5398741A (en) | High level recording and processing system | |
JPS53113446A (en) | Information processor and its method | |
JPS5326632A (en) | Common memory control unit | |
JPS5563422A (en) | Data transfer system | |
JPS539434A (en) | Data processor system | |
JPS52132748A (en) | Information i/o control system | |
JPS5489455A (en) | Control system | |
JPS55117779A (en) | Buffer control system | |
JPS5585941A (en) | Dma system for data transmission and reception unit | |
JPS5464435A (en) | Information shunting processing system in channel unit | |
JPS54161854A (en) | Input/output control system for information processor | |
JPS52112240A (en) | Data processing unit | |
JPS57204935A (en) | Dynamic address conversion system for channel device | |
JPS54129934A (en) | Data access control system | |
JPS53142137A (en) | Memory control unit | |
JPS5434728A (en) | Input/output control system | |
JPS52149932A (en) | Channel interrupt control system | |
JPS53134334A (en) | Prefetch system in information processor having buffer memory | |
JPS57114966A (en) | Computer system | |
JPS54155732A (en) | Information processing system | |
JPS5380144A (en) | Data transmission control system | |
JPS5574648A (en) | Information processor |