JPS5455148A - Automatic equalizer - Google Patents

Automatic equalizer

Info

Publication number
JPS5455148A
JPS5455148A JP12138777A JP12138777A JPS5455148A JP S5455148 A JPS5455148 A JP S5455148A JP 12138777 A JP12138777 A JP 12138777A JP 12138777 A JP12138777 A JP 12138777A JP S5455148 A JPS5455148 A JP S5455148A
Authority
JP
Japan
Prior art keywords
outputs
signal
multiplier
stage
terminal
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP12138777A
Other languages
Japanese (ja)
Inventor
Yoshizumi Eto
Yasuhiro Hirano
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Hitachi Denshi KK
Hitachi Ltd
Original Assignee
Hitachi Denshi KK
Hitachi Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Hitachi Denshi KK, Hitachi Ltd filed Critical Hitachi Denshi KK
Priority to JP12138777A priority Critical patent/JPS5455148A/en
Publication of JPS5455148A publication Critical patent/JPS5455148A/en
Pending legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04LTRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L25/00Baseband systems
    • H04L25/02Details ; arrangements for supplying electrical power along data transmission lines
    • H04L25/03Shaping networks in transmitter or receiver, e.g. adaptive shaping networks
    • H04L25/03006Arrangements for removing intersymbol interference
    • H04L25/03012Arrangements for removing intersymbol interference operating in the time domain
    • H04L25/03019Arrangements for removing intersymbol interference operating in the time domain adaptive, i.e. capable of adjustment during data reception
    • H04L25/03038Arrangements for removing intersymbol interference operating in the time domain adaptive, i.e. capable of adjustment during data reception with a non-recursive structure

Landscapes

  • Engineering & Computer Science (AREA)
  • Power Engineering (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Signal Processing (AREA)
  • Filters That Use Time-Delay Elements (AREA)
  • Dc Digital Transmission (AREA)
  • Cable Transmission Systems, Equalization Of Radio And Reduction Of Echo (AREA)

Abstract

PURPOSE:To correct automatically correct distortion generated on a transmission line at a reception side, by composing the device of a method which sums products between delay outputs and sampled values. CONSTITUTION:Shift register 2 has past reception signal (r) stored in i-th stage 2-i. Memory 3, on the other hand, has impulse signal (h) stored in i-th stage 3-i. Multiplier 4 outputs the product between values (r) and (h) of 2-i and 3-i. Further, adder 5 outputs the sum of outputs of the multiplier to terminal 6. Then, the signal of terminal 6 realizes convolutional integration approximately and reception signals (r) and (t) can be obtained here which have been corrected.
JP12138777A 1977-10-12 1977-10-12 Automatic equalizer Pending JPS5455148A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP12138777A JPS5455148A (en) 1977-10-12 1977-10-12 Automatic equalizer

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP12138777A JPS5455148A (en) 1977-10-12 1977-10-12 Automatic equalizer

Publications (1)

Publication Number Publication Date
JPS5455148A true JPS5455148A (en) 1979-05-02

Family

ID=14809932

Family Applications (1)

Application Number Title Priority Date Filing Date
JP12138777A Pending JPS5455148A (en) 1977-10-12 1977-10-12 Automatic equalizer

Country Status (1)

Country Link
JP (1) JPS5455148A (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5850812A (en) * 1981-09-21 1983-03-25 Matsushita Electric Ind Co Ltd Transmitting circuit for audio signal

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5850812A (en) * 1981-09-21 1983-03-25 Matsushita Electric Ind Co Ltd Transmitting circuit for audio signal
JPH0252886B2 (en) * 1981-09-21 1990-11-15 Matsushita Electric Ind Co Ltd

Similar Documents

Publication Publication Date Title
EP0021317B1 (en) Adaptive filter with tap coefficient leakage
CA2004379A1 (en) Echo canceller with means for determining filter coefficients from autocorrelation and cross-correlation coefficients
JPS5596747A (en) Adaptive signal discrimination unit
GB1267785A (en) Transmission line simulator
ES8302975A1 (en) Adaptive equalizer
JPS5455148A (en) Automatic equalizer
GB1256405A (en) Adaptive delay line equaliser
GB1263119A (en) Echo suppressor
SU650234A1 (en) Device for adaptive correction of signals in discrete communication channels
JPS5437624A (en) Phase calibration system of facsimile equipment
JPS568915A (en) Nonlinear distortion reducing circuit of digital filter
JPS5453848A (en) Delay circuit of digital filter
JPS5558637A (en) Automatic equalizer
JPS5757093A (en) Sampling clock pulse generating circuit
JPS5755680A (en) Television receiver
JPS57556A (en) Digital amplitude detecting circuit
JPS56169441A (en) Phase information extracting circuit
JPS53136418A (en) Signal repeating installation
LAWRENCE et al. On-line equalization of digital communication channels(Kalman filter for adaptive signal equalization in digital communication channels)
JPS5715538A (en) Automatic equalizing system for line delay distortion
FR2361780A1 (en) Multiple telephone line data transmission system - divides message to be transmitted into two parallel transmitted parts
JPS5654131A (en) Automatic equalizer
JPS63164606A (en) Cyclic type digital filter
ATE90823T1 (en) CIRCUIT ARRANGEMENT FOR EQUALIZING DIGITAL SIGNALS RECEIVED IN ANALOG FORM.
GB1373521A (en) Automatic transversal equalizer system