JPS56169441A - Phase information extracting circuit - Google Patents

Phase information extracting circuit

Info

Publication number
JPS56169441A
JPS56169441A JP7340480A JP7340480A JPS56169441A JP S56169441 A JPS56169441 A JP S56169441A JP 7340480 A JP7340480 A JP 7340480A JP 7340480 A JP7340480 A JP 7340480A JP S56169441 A JPS56169441 A JP S56169441A
Authority
JP
Japan
Prior art keywords
taps
delay line
phase information
information extracting
extracting circuit
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP7340480A
Other languages
Japanese (ja)
Other versions
JPS645771B2 (en
Inventor
Toshiyuki Tsuchiya
Nobuyuki Tokura
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Nippon Telegraph and Telephone Corp
Original Assignee
Nippon Telegraph and Telephone Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Nippon Telegraph and Telephone Corp filed Critical Nippon Telegraph and Telephone Corp
Priority to JP7340480A priority Critical patent/JPS56169441A/en
Publication of JPS56169441A publication Critical patent/JPS56169441A/en
Publication of JPS645771B2 publication Critical patent/JPS645771B2/ja
Granted legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04BTRANSMISSION
    • H04B3/00Line transmission systems
    • H04B3/02Details
    • H04B3/04Control of transmission; Equalising
    • H04B3/14Control of transmission; Equalising characterised by the equalising network used
    • H04B3/146Control of transmission; Equalising characterised by the equalising network used using phase-frequency equalisers
    • H04B3/148Control of transmission; Equalising characterised by the equalising network used using phase-frequency equalisers variable equalisers

Abstract

PURPOSE:To erase or attenuate echos, by providing a preequalizer at the prestage of a transversal type automatic equalizer. CONSTITUTION:An input signal from an IN terminal is given to a delay line 13 having taps every pulse time interval T0 and it is picked up from each tap to an adder 15 via a weighting circuit. Further, by adjusting each tap weighting circuit suitably, the echo produced at taps of the delay line 3 due to a group delay distortion can be attenuated. In the figure, the prequalizer EQ is shown as 1, a VSB demodulator DEM as 2 and the delay line with taps as phi, respectively.
JP7340480A 1980-05-30 1980-05-30 Phase information extracting circuit Granted JPS56169441A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP7340480A JPS56169441A (en) 1980-05-30 1980-05-30 Phase information extracting circuit

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP7340480A JPS56169441A (en) 1980-05-30 1980-05-30 Phase information extracting circuit

Publications (2)

Publication Number Publication Date
JPS56169441A true JPS56169441A (en) 1981-12-26
JPS645771B2 JPS645771B2 (en) 1989-01-31

Family

ID=13517217

Family Applications (1)

Application Number Title Priority Date Filing Date
JP7340480A Granted JPS56169441A (en) 1980-05-30 1980-05-30 Phase information extracting circuit

Country Status (1)

Country Link
JP (1) JPS56169441A (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS59182636A (en) * 1983-03-31 1984-10-17 Fujitsu Ltd Data mode drawing system

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS59182636A (en) * 1983-03-31 1984-10-17 Fujitsu Ltd Data mode drawing system

Also Published As

Publication number Publication date
JPS645771B2 (en) 1989-01-31

Similar Documents

Publication Publication Date Title
CA1143440A (en) Adaptive filter with tap coefficient leakage
EP0056546A3 (en) Digital adaptive finite impulse response filter with large number of coefficients
EP0045596A3 (en) Image processing filter
GB2182826B (en) Data transmission system
CA2079292A1 (en) Fast response matched filter receiver with decision feedback equalizer
CA2163473A1 (en) Cancellation of Precursor Intersymbol Interference in Magnetic Recording Channels
SE9301666D0 (en) METHOD AND ECO-LICKER FOR ECO-LEAKING WITH A NUMBER OF CASH-COUPLED ADAPTIVE FILTERS
JPS56166620A (en) Automatic equalizer
UA6011A1 (en) METHOD OF PROCESSING DIGITAL SIGNALS BY TYPE OF PREVIOUSLY ADAPTIVE TRANSVERSE FILTER AND DEVICES FOR ITS IMPLEMENTATION
GB1386466A (en) Equalizer for a transmission channel
GB1304988A (en)
JPS56169441A (en) Phase information extracting circuit
GB1373062A (en) Method and apparatus for equalizing electrical signals
CA1265594A (en) Echo cancellers for bidirectional digital transmission systems
GB1263119A (en) Echo suppressor
JPS6462011A (en) Correlation noise suppression circuit
JPS53139954A (en) Automatic equalizer of selection type
JPS6423635A (en) Demodulator circuit for digital radio
JPS57104382A (en) Ghost rejecting device for television receiver
JPS5432049A (en) Automatic equalizer
SU1377793A1 (en) Device for subtracting video signals for interference compensator
FERRARA The time-sequenced adaptive filter[Ph. D. Thesis]
SU1383281A1 (en) Method of measuring signal period in noise background
JPS5757093A (en) Sampling clock pulse generating circuit
JPS5437624A (en) Phase calibration system of facsimile equipment