JPS5446018A - Pcm signal demodulator - Google Patents

Pcm signal demodulator

Info

Publication number
JPS5446018A
JPS5446018A JP11291477A JP11291477A JPS5446018A JP S5446018 A JPS5446018 A JP S5446018A JP 11291477 A JP11291477 A JP 11291477A JP 11291477 A JP11291477 A JP 11291477A JP S5446018 A JPS5446018 A JP S5446018A
Authority
JP
Japan
Prior art keywords
crc
muting
pcm signal
error
circuit
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP11291477A
Other languages
Japanese (ja)
Other versions
JPS6052507B2 (en
Inventor
Kentaro Odaka
Akira Iga
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Sony Corp
Original Assignee
Sony Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Sony Corp filed Critical Sony Corp
Priority to JP11291477A priority Critical patent/JPS6052507B2/en
Publication of JPS5446018A publication Critical patent/JPS5446018A/en
Publication of JPS6052507B2 publication Critical patent/JPS6052507B2/en
Expired legal-status Critical Current

Links

Landscapes

  • Signal Processing For Digital Recording And Reproducing (AREA)
  • Transmission Systems Not Characterized By The Medium Used For Transmission (AREA)

Abstract

PURPOSE: To perform stable demodulation by turning OFF muting circuits only when the errors of the PCM signal at the demodulation cannot be corrected.
CONSTITUTION: The vertical synchronizing signal of the PCM signal reproduced with a VTR, etc. is separated by a separator circuit 21, by which the phase lock loop circuit PLL formed by a clock pulse generator 33, data synchronzing circuit 37, pulse generating circuit 36 is locked and the error detection of the PCM signal is accomplished by a CRC 23. When the CRC 23 detectes an error, the word having the error is corrected by interpolation of the words before and after the PCM signal having the error by way of mean value interpolation circuits 28L, 28R. If many of the errors detected by the CRC 23 occur owing to continuous drop-out, etc. and the word correction is infeasible, the muting contorl circuit 39 to which the error detection outputs of the CRC 23 are applied generates the conrrol signal to turn OFF muting switches 29L, 29R while the PLL is held locked even if the error detection signals disappear. Hence, repetition of ON and OFF, etc. of detrimental muting at the time of nustable playback mode, etc. does not occur and stable demodulation is performed
COPYRIGHT: (C)1979,JPO&Japio
JP11291477A 1977-09-20 1977-09-20 PCM signal demodulator Expired JPS6052507B2 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP11291477A JPS6052507B2 (en) 1977-09-20 1977-09-20 PCM signal demodulator

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP11291477A JPS6052507B2 (en) 1977-09-20 1977-09-20 PCM signal demodulator

Publications (2)

Publication Number Publication Date
JPS5446018A true JPS5446018A (en) 1979-04-11
JPS6052507B2 JPS6052507B2 (en) 1985-11-19

Family

ID=14598638

Family Applications (1)

Application Number Title Priority Date Filing Date
JP11291477A Expired JPS6052507B2 (en) 1977-09-20 1977-09-20 PCM signal demodulator

Country Status (1)

Country Link
JP (1) JPS6052507B2 (en)

Cited By (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS55157114A (en) * 1979-05-23 1980-12-06 Matsushita Electric Ind Co Ltd Muting circuit
JPS56107315A (en) * 1980-01-28 1981-08-26 Sanyo Electric Co Ltd Muting device
JPS5787327U (en) * 1980-11-14 1982-05-29
JPS61110380A (en) * 1984-11-02 1986-05-28 Hitachi Ltd Sound signal recoding and reproducing device

Cited By (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS55157114A (en) * 1979-05-23 1980-12-06 Matsushita Electric Ind Co Ltd Muting circuit
JPS56107315A (en) * 1980-01-28 1981-08-26 Sanyo Electric Co Ltd Muting device
JPS6356629B2 (en) * 1980-01-28 1988-11-08 Sanyo Electric Co
JPS5787327U (en) * 1980-11-14 1982-05-29
JPS61110380A (en) * 1984-11-02 1986-05-28 Hitachi Ltd Sound signal recoding and reproducing device

Also Published As

Publication number Publication date
JPS6052507B2 (en) 1985-11-19

Similar Documents

Publication Publication Date Title
RU95117153A (en) SCHEME AND METHOD OF PHASE SYNCHRONIZATION FOR THE PHASE AUTOMATIC SYSTEM
JPS5558681A (en) Time base error correcting circuit of video signal
ES484438A1 (en) FM Signal demodulator with defect detection
JPS5636249A (en) Clock reproducing circuit
JPS57160286A (en) Time base correcting device
US4351002A (en) Circuit for correcting phase deviations between the line deflection drive signals and the line synchronizing signals in a television receiver
EP0447210B1 (en) Carrier reset FM modulator and method of frequency modulating video signals
KR860001640A (en) Transmission data demodulation circuit
JPS5446018A (en) Pcm signal demodulator
JPS60210025A (en) Phase comparator
EP0218402A3 (en) A sampling clock phase correction circuit
JPH0588023B2 (en)
US4607360A (en) Time-axis correcting circuit for recorded data reproducing device
US4891824A (en) Muting control circuit
JPH0338673B2 (en)
GB1519151A (en) Systems for processing a colour composite signal
GB2247590A (en) Correcting burst phase when replaying a recorded colour signal
JPS5492013A (en) Pal type color video signal reproducing system
KR100189877B1 (en) Time axis correction apparatus
JP2573213B2 (en) Horizontal sync signal regeneration circuit
JPS6251015B2 (en)
JPS57200969A (en) Jitter correcting circuit of reproducing device for disk-like information recording medium
JPS5528567A (en) Mfm demodulator circuit
JPS63286090A (en) Method for synchronization locking of pll circuit
JPS613553A (en) Carrier recovery circuit