JPS54136267A - Data input circuit - Google Patents
Data input circuitInfo
- Publication number
- JPS54136267A JPS54136267A JP4451778A JP4451778A JPS54136267A JP S54136267 A JPS54136267 A JP S54136267A JP 4451778 A JP4451778 A JP 4451778A JP 4451778 A JP4451778 A JP 4451778A JP S54136267 A JPS54136267 A JP S54136267A
- Authority
- JP
- Japan
- Prior art keywords
- drain
- gate
- source
- data input
- input circuit
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K3/00—Circuits for generating electric pulses; Monostable, bistable or multistable circuits
- H03K3/02—Generators characterised by the type of circuit or by the means used for producing pulses
- H03K3/353—Generators characterised by the type of circuit or by the means used for producing pulses by the use, as active elements, of field-effect transistors with internal or external positive feedback
- H03K3/356—Bistable circuits
- H03K3/356017—Bistable circuits using additional transistors in the input circuit
- H03K3/356034—Bistable circuits using additional transistors in the input circuit the input circuit having a differential configuration
- H03K3/356043—Bistable circuits using additional transistors in the input circuit the input circuit having a differential configuration with synchronous operation
Landscapes
- Manipulation Of Pulses (AREA)
Abstract
PURPOSE:To reduce the input data circuit of IC constituted with FET, by inserting the transistor which inputs the input signal to two current paths and the reference DC voltage to the gate in addition to the dynamic type flip flop. CONSTITUTION:IC is constituted with the FETQ1,Q3,Q5Q6,Q7,Q10, and Q11 having the source, drain and gate, and the source of Q1 is connected to the drain of Q10, and the source of Q3 is connected to the drain of Q11. Further, the sources of Q10 and Q11, and the drain of Q5 are mutually connected. The input signal In is fed to the gate of Q10, and the DC power supply terminal TR is connected to the gate of Q11. With this constitution for IC, the current path of the dynamic type flip flop consisting of FETQ1,Q3 and Q5 can be controlled with Q10 and Q11, the data input circuit can be operated with less number of clocks, and the margin of timing set can be made greater.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP4451778A JPS54136267A (en) | 1978-04-14 | 1978-04-14 | Data input circuit |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP4451778A JPS54136267A (en) | 1978-04-14 | 1978-04-14 | Data input circuit |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS54136267A true JPS54136267A (en) | 1979-10-23 |
JPS5755330B2 JPS5755330B2 (en) | 1982-11-24 |
Family
ID=12693730
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP4451778A Granted JPS54136267A (en) | 1978-04-14 | 1978-04-14 | Data input circuit |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS54136267A (en) |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS56126316A (en) * | 1980-03-10 | 1981-10-03 | Nec Corp | Mos comparing integrated circuit |
JPS59144931U (en) * | 1983-03-17 | 1984-09-27 | ソニー株式会社 | Latched comparator |
Families Citing this family (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH0228745Y2 (en) * | 1986-09-25 | 1990-08-01 |
-
1978
- 1978-04-14 JP JP4451778A patent/JPS54136267A/en active Granted
Cited By (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS56126316A (en) * | 1980-03-10 | 1981-10-03 | Nec Corp | Mos comparing integrated circuit |
JPS59144931U (en) * | 1983-03-17 | 1984-09-27 | ソニー株式会社 | Latched comparator |
JPH036032Y2 (en) * | 1983-03-17 | 1991-02-15 |
Also Published As
Publication number | Publication date |
---|---|
JPS5755330B2 (en) | 1982-11-24 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JPS56121114A (en) | Constant-current circuit | |
JPS54136267A (en) | Data input circuit | |
JPS53106532A (en) | Logic circuit | |
JPS522156A (en) | Push-pull buffer circuit | |
JPS5732126A (en) | Comparator circuit | |
ES449996A1 (en) | Arrangement for producing pulse-shaped signals | |
JPS53103371A (en) | Field effect transistor complementary circuit | |
JPS522266A (en) | Mos push-pull circuit | |
JPS5323555A (en) | Complemen tary mos integrated circuit | |
JPS5310953A (en) | Filp-flop circuit | |
JPS5654107A (en) | Amplifier circuit | |
JPS53105357A (en) | Complementary circuit for field effct transistor | |
JPS5212545A (en) | Mos push-pull circuit | |
JPS548951A (en) | Differential amplifying circuit | |
JPS5233464A (en) | Logic circuit | |
JPS5261969A (en) | Field effect transistor circuit | |
JPS5258446A (en) | Flip frop circuit | |
JPS5370746A (en) | Oscillator circuit | |
JPS51147980A (en) | Semiconductor integrated circuit | |
JPS57101406A (en) | Mos analog signal amplifying circuit | |
JPS54159153A (en) | Flip flop circuit | |
JPS5798175A (en) | Semiconductor memory device | |
JPS5478964A (en) | Selection circuit | |
JPS54159154A (en) | Latch circuit | |
JPS55162603A (en) | Crystal oscillation circuit |