JPS54113224A - Receiving buffer control system - Google Patents

Receiving buffer control system

Info

Publication number
JPS54113224A
JPS54113224A JP1985078A JP1985078A JPS54113224A JP S54113224 A JPS54113224 A JP S54113224A JP 1985078 A JP1985078 A JP 1985078A JP 1985078 A JP1985078 A JP 1985078A JP S54113224 A JPS54113224 A JP S54113224A
Authority
JP
Japan
Prior art keywords
text
buffer
storing
stored
receiving buffer
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP1985078A
Other languages
Japanese (ja)
Other versions
JPS573098B2 (en
Inventor
Yoshiro Hayashi
Masujiro Matsuo
Yoshihiro Sakata
Masafumi Hori
Hiroshi Harimoto
Shigeo Kikuta
Akio Otani
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
JAPANESE NATIONAL RAILWAYS<JNR>
Hitachi Ltd
Original Assignee
JAPANESE NATIONAL RAILWAYS<JNR>
Hitachi Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by JAPANESE NATIONAL RAILWAYS<JNR>, Hitachi Ltd filed Critical JAPANESE NATIONAL RAILWAYS<JNR>
Priority to JP1985078A priority Critical patent/JPS54113224A/en
Publication of JPS54113224A publication Critical patent/JPS54113224A/en
Publication of JPS573098B2 publication Critical patent/JPS573098B2/ja
Granted legal-status Critical Current

Links

Landscapes

  • Computer And Data Communications (AREA)
  • Data Exchanges In Wide-Area Networks (AREA)
  • Small-Scale Networks (AREA)
  • Communication Control (AREA)

Abstract

PURPOSE:To improve the usage efficiency of a receiving buffer by providing a number of unit buffers and using one unit for a text shorter than the unit buffer capacity and a number of connected units for a long text. CONSTITUTION:Receiving buffer RB is composed of a number of unit buffers UBB1 to B7 and table TB. Then, table TB is provided with means F1 indicating the usage state of UB1 means AR1 storing the start address, means F2 storing whether other UB's are connected or not, means AR2 storing the start address of the preceding connected UB and means BC storing the number of data stored in UB. Now, when the transmitted text length is shorter than the UB capacity, this text is stored in an idle UB, and the number of data is stored in part BC. Meanwhile, when the text length is longer than the UB length, this text is stored by connecting idle UB's. Thus, by dividing buffer RB and controlling it, it is possible to improve the usage efficiency of the buffer.
JP1985078A 1978-02-24 1978-02-24 Receiving buffer control system Granted JPS54113224A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP1985078A JPS54113224A (en) 1978-02-24 1978-02-24 Receiving buffer control system

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP1985078A JPS54113224A (en) 1978-02-24 1978-02-24 Receiving buffer control system

Publications (2)

Publication Number Publication Date
JPS54113224A true JPS54113224A (en) 1979-09-04
JPS573098B2 JPS573098B2 (en) 1982-01-20

Family

ID=12010715

Family Applications (1)

Application Number Title Priority Date Filing Date
JP1985078A Granted JPS54113224A (en) 1978-02-24 1978-02-24 Receiving buffer control system

Country Status (1)

Country Link
JP (1) JPS54113224A (en)

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS61272844A (en) * 1985-05-29 1986-12-03 Fujitsu Ltd Collection and contol system for status information
JPH02249024A (en) * 1989-03-22 1990-10-04 Nec Corp Data transfer device
US6831920B1 (en) 1998-09-29 2004-12-14 Fujitsu Limited Memory vacancy management apparatus and line interface unit

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS61272844A (en) * 1985-05-29 1986-12-03 Fujitsu Ltd Collection and contol system for status information
JPH02249024A (en) * 1989-03-22 1990-10-04 Nec Corp Data transfer device
US6831920B1 (en) 1998-09-29 2004-12-14 Fujitsu Limited Memory vacancy management apparatus and line interface unit

Also Published As

Publication number Publication date
JPS573098B2 (en) 1982-01-20

Similar Documents

Publication Publication Date Title
JPS5325324A (en) Address selection system
JPS54113224A (en) Receiving buffer control system
JPS5383427A (en) Terminal control system
JPS55154648A (en) Disc cash control system
JPS5730170A (en) Buffer memory control system
JPS5394133A (en) Data converter
JPS54904A (en) Line selection system
JPS5363834A (en) End offering system
JPS5599655A (en) Branch control unit
JPS55117779A (en) Buffer control system
JPS5443648A (en) Logout controller
JPS57172457A (en) Secondary storage controller
JPS5619134A (en) Direct memory access control unit
JPS54143033A (en) Buffer unit
JPS5239330A (en) Multi-polling system with reserve function
JPS5282046A (en) Controlling for gathering information in store
JPS5715549A (en) Device control system
JPS5692666A (en) Reserve system for input and output device
JPS52153312A (en) Automatic channel selection transceiver unit
JPS52106642A (en) Data transfer unit
JPS53135232A (en) Main memory control system
JPS5322330A (en) Address conversion system
JPS5636736A (en) Buffer control system
JPS5769330A (en) Input/output control system
JPS55157064A (en) Word memory system