JPS57172457A - Secondary storage controller - Google Patents

Secondary storage controller

Info

Publication number
JPS57172457A
JPS57172457A JP56058075A JP5807581A JPS57172457A JP S57172457 A JPS57172457 A JP S57172457A JP 56058075 A JP56058075 A JP 56058075A JP 5807581 A JP5807581 A JP 5807581A JP S57172457 A JPS57172457 A JP S57172457A
Authority
JP
Japan
Prior art keywords
buffer
block
access
advanced
sequential access
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP56058075A
Other languages
Japanese (ja)
Other versions
JPH0415493B2 (en
Inventor
Takashige Kubo
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Hitachi Ltd
Original Assignee
Hitachi Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Hitachi Ltd filed Critical Hitachi Ltd
Priority to JP56058075A priority Critical patent/JPS57172457A/en
Publication of JPS57172457A publication Critical patent/JPS57172457A/en
Publication of JPH0415493B2 publication Critical patent/JPH0415493B2/ja
Granted legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02—Addressing or allocation; Relocation
    • G06F12/08—Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
    • G06F12/0802—Addressing of a memory level in which the access to the desired data or data block requires associative addressing means, e.g. caches
    • G06F12/0862—Addressing of a memory level in which the access to the desired data or data block requires associative addressing means, e.g. caches with prefetch
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02—Addressing or allocation; Relocation
    • G06F12/08—Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
    • G06F12/0802—Addressing of a memory level in which the access to the desired data or data block requires associative addressing means, e.g. caches
    • G06F12/0866—Addressing of a memory level in which the access to the desired data or data block requires associative addressing means, e.g. caches for peripheral storage systems, e.g. disk cache

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Memory System Of A Hierarchy Structure (AREA)

Abstract

PURPOSE:To decrease the overhead of input and output and to enable effective use of buffer storage, by reading out an expected area with a size as much as possible through the detection of the start of sequential access. CONSTITUTION:When a seconary storage access is given to a signal line 1, a sequential access detection circuit 10 registrates the secondary storage address at the head of the sequential access to an AD field of an advanced read control table 12, and the advanced read size decided with the state of an input/output load, and the accessed block is stored to a buffer storage device 40. If a block outputting and accessing the access request to a signal line 1 is advanced-stored to the buffer storage device 40, it is used for a central processor for immediate service. Further, if an accessed block is absent on the buffer 40, a buffer control circuit 60 reads out the requested block to the buffer 40.
JP56058075A 1981-04-17 1981-04-17 Secondary storage controller Granted JPS57172457A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP56058075A JPS57172457A (en) 1981-04-17 1981-04-17 Secondary storage controller

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP56058075A JPS57172457A (en) 1981-04-17 1981-04-17 Secondary storage controller

Related Child Applications (1)

Application Number Title Priority Date Filing Date
JP5009723A Division JPH0799510B2 (en) 1993-01-25 1993-01-25 Secondary storage controller

Publications (2)

Publication Number Publication Date
JPS57172457A true JPS57172457A (en) 1982-10-23
JPH0415493B2 JPH0415493B2 (en) 1992-03-18

Family

ID=13073791

Family Applications (1)

Application Number Title Priority Date Filing Date
JP56058075A Granted JPS57172457A (en) 1981-04-17 1981-04-17 Secondary storage controller

Country Status (1)

Country Link
JP (1) JPS57172457A (en)

Cited By (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS60230247A (en) * 1984-04-27 1985-11-15 Panafacom Ltd Disk control device
JPS61208575A (en) * 1985-03-14 1986-09-16 Hitachi Ltd Image cash memory system
JPS63204448A (en) * 1987-02-13 1988-08-24 インターナシヨナル・ビジネス・マシーンズ・コーポレーシヨン Data processing system
JPS641047A (en) * 1987-02-13 1989-01-05 Internatl Business Mach Corp <Ibm> Data processing system
JPH03164840A (en) * 1989-08-29 1991-07-16 Microsoft Corp Method and system for optimizing data caching in disk-base computer system
CN110858126A (en) * 2018-08-23 2020-03-03 爱思开海力士有限公司 Data storage device, method of operating the same, and storage system having the same

Cited By (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS60230247A (en) * 1984-04-27 1985-11-15 Panafacom Ltd Disk control device
JPS61208575A (en) * 1985-03-14 1986-09-16 Hitachi Ltd Image cash memory system
JPS63204448A (en) * 1987-02-13 1988-08-24 インターナシヨナル・ビジネス・マシーンズ・コーポレーシヨン Data processing system
JPS641047A (en) * 1987-02-13 1989-01-05 Internatl Business Mach Corp <Ibm> Data processing system
JPH03164840A (en) * 1989-08-29 1991-07-16 Microsoft Corp Method and system for optimizing data caching in disk-base computer system
CN110858126A (en) * 2018-08-23 2020-03-03 爱思开海力士有限公司 Data storage device, method of operating the same, and storage system having the same
CN110858126B (en) * 2018-08-23 2023-03-17 爱思开海力士有限公司 Data storage device, method of operating the same, and storage system having the same

Also Published As

Publication number Publication date
JPH0415493B2 (en) 1992-03-18

Similar Documents

Publication Publication Date Title
JPS56140452A (en) Memory protection system
JPS5764383A (en) Address converting method and its device
CA2027226A1 (en) Information Processing System
KR830009520A (en) Terminal connection system
KR920003181A (en) Information processing unit with DMA function
JPS57172457A (en) Secondary storage controller
EP0309330A3 (en) Access priority control system for main storage for computer
EP0546567A3 (en) Device management system in a computer system
JPS56169281A (en) Data processor
JPS5443648A (en) Logout controller
JPS5733472A (en) Memory access control system
JPS5674738A (en) Transfer system of display data
JPS5759222A (en) Dma data transfer system
JPS55105884A (en) Address conversion device
FR2588395B1 (en) DATA CONTROLLER
EP0502206A4 (en)
JPS5745659A (en) Memory address managing device
JPS57103530A (en) Channel controlling system
JPS55108030A (en) Data transfer control system
JPS57209525A (en) Access controlling system for channel buffer
JPS57103179A (en) Buffer memory control system
JPS643706A (en) Controller
JPS5368138A (en) Interrupt priority determining circuit
EP0144432A4 (en) Memory readout control system.
JPS54129941A (en) Cross-call control system