JPS53142835A - Read/write memory circuit - Google Patents

Read/write memory circuit

Info

Publication number
JPS53142835A
JPS53142835A JP5812577A JP5812577A JPS53142835A JP S53142835 A JPS53142835 A JP S53142835A JP 5812577 A JP5812577 A JP 5812577A JP 5812577 A JP5812577 A JP 5812577A JP S53142835 A JPS53142835 A JP S53142835A
Authority
JP
Japan
Prior art keywords
read
memory circuit
write memory
write
readout
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP5812577A
Other languages
Japanese (ja)
Inventor
Yasunori Ouchi
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NEC Corp
Original Assignee
NEC Corp
Nippon Electric Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by NEC Corp, Nippon Electric Co Ltd filed Critical NEC Corp
Priority to JP5812577A priority Critical patent/JPS53142835A/en
Publication of JPS53142835A publication Critical patent/JPS53142835A/en
Pending legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
    • G11C7/22—Read-write [R-W] timing or clocking circuits; Read-write [R-W] control signal generators or management 

Landscapes

  • Static Random-Access Memory (AREA)

Abstract

PURPOSE:To perform integration with high speed and low power, by performing the write-in and readout operation different within one cycle of the clock simultaneously and independently, through the address selection for the write-in and readout with the address decoding section.
JP5812577A 1977-05-18 1977-05-18 Read/write memory circuit Pending JPS53142835A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP5812577A JPS53142835A (en) 1977-05-18 1977-05-18 Read/write memory circuit

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP5812577A JPS53142835A (en) 1977-05-18 1977-05-18 Read/write memory circuit

Publications (1)

Publication Number Publication Date
JPS53142835A true JPS53142835A (en) 1978-12-12

Family

ID=13075250

Family Applications (1)

Application Number Title Priority Date Filing Date
JP5812577A Pending JPS53142835A (en) 1977-05-18 1977-05-18 Read/write memory circuit

Country Status (1)

Country Link
JP (1) JPS53142835A (en)

Similar Documents

Publication Publication Date Title
JPS5220732A (en) Memory circuit
JPS5358736A (en) Input/output control system for mos dynamic random access memory
JPS5447438A (en) Control system for scratch memory
JPS53142835A (en) Read/write memory circuit
JPS5332634A (en) Memory
JPS5411648A (en) Semiconductor memory unit
JPS5235537A (en) Mos memory unit
JPS53107240A (en) Control system of register memory
JPS5394140A (en) Memory integrated circuit
JPS53135529A (en) C.mos static random access memory
JPS5412528A (en) Data processor
JPS5332636A (en) Ic memory
JPS5271141A (en) Word line driving circuit
JPS5432236A (en) Buffer circuit for output of static random access memory
JPS5292446A (en) Memory
JPS5414131A (en) Driving method of semiconductor memory unit
JPS5384534A (en) Refresh system for memory unit
JPS5296831A (en) Memory circuit
JPS5282032A (en) Data processing unit
JPS52146135A (en) Address selection control system
JPS536543A (en) Write-in circuit for random access memory
JPS52137943A (en) Information reading circuit
JPS53118959A (en) Non-volatile flip flop circuit
JPS5374846A (en) Memory control circuit
JPS5494839A (en) Memory unit