Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Hitachi Ltd
Original Assignee
Hitachi Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Hitachi LtdfiledCriticalHitachi Ltd
Priority to JP50111095ApriorityCriticalpatent/JPS5235532A/en
Publication of JPS5235532ApublicationCriticalpatent/JPS5235532A/en
PURPOSE: The 1st and 2nd semiconductor memory element group are arranged on the card in matrix formation. In this way, a quick-functioning semiconduc tor memory is obtained with easy correction mechanism.