JPS52129344A - Data processor - Google Patents

Data processor

Info

Publication number
JPS52129344A
JPS52129344A JP2496377A JP2496377A JPS52129344A JP S52129344 A JPS52129344 A JP S52129344A JP 2496377 A JP2496377 A JP 2496377A JP 2496377 A JP2496377 A JP 2496377A JP S52129344 A JPS52129344 A JP S52129344A
Authority
JP
Japan
Prior art keywords
data processor
processor
data
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP2496377A
Other languages
English (en)
Inventor
Damon Atokinsu Jieemusu
Aren Maafui Chiyaaruzu
Ebaretsuto Sutotsutsu Ruisu
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
International Business Machines Corp
Original Assignee
International Business Machines Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by International Business Machines Corp filed Critical International Business Machines Corp
Publication of JPS52129344A publication Critical patent/JPS52129344A/ja
Pending legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/32—Address formation of the next instruction, e.g. by incrementing the instruction counter
    • G06F9/322—Address formation of the next instruction, e.g. by incrementing the instruction counter for non-sequential address
    • G06F9/325—Address formation of the next instruction, e.g. by incrementing the instruction counter for non-sequential address for loops, e.g. loop detection or loop counter

Landscapes

  • Engineering & Computer Science (AREA)
  • Software Systems (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Executing Machine-Instructions (AREA)
  • Advance Control (AREA)
JP2496377A 1976-04-23 1977-03-09 Data processor Pending JPS52129344A (en)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US05/679,583 US4037213A (en) 1976-04-23 1976-04-23 Data processor using a four section instruction format for control of multi-operation functions by a single instruction

Publications (1)

Publication Number Publication Date
JPS52129344A true JPS52129344A (en) 1977-10-29

Family

ID=24727488

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2496377A Pending JPS52129344A (en) 1976-04-23 1977-03-09 Data processor

Country Status (4)

Country Link
US (1) US4037213A (ja)
JP (1) JPS52129344A (ja)
DE (1) DE2718110A1 (ja)
FR (1) FR2349175A1 (ja)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS59149543A (ja) * 1982-11-26 1984-08-27 インモス，リミテツド コンピユ−タおよびコンピユ−タ装置を動作させる方法

Families Citing this family (23)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4133028A (en) * 1976-10-01 1979-01-02 Data General Corporation Data processing system having a cpu register file and a memory address register separate therefrom
US4285035A (en) * 1979-01-02 1981-08-18 Honeywell Information Systems Inc. Apparatus and method for rewrite data insertion in a three descriptor instruction
US4292667A (en) * 1979-06-27 1981-09-29 Burroughs Corporation Microprocessor system facilitating repetition of instructions
US4379328A (en) * 1979-06-27 1983-04-05 Burroughs Corporation Linear sequencing microprocessor facilitating
US4516218A (en) * 1980-06-26 1985-05-07 Texas Instruments Incorporated Memory system with single command selective sequential accessing of predetermined pluralities of data locations
US4462074A (en) * 1981-11-19 1984-07-24 Codex Corporation Do loop circuit
US4604695A (en) * 1983-09-30 1986-08-05 Honeywell Information Systems Inc. Nibble and word addressable memory arrangement
JP2675779B2 (ja) * 1987-01-12 1997-11-12 沖電気工業株式会社 命令解読装置
US5276819A (en) * 1987-05-01 1994-01-04 Hewlett-Packard Company Horizontal computer having register multiconnect for operand address generation during execution of iterations of a loop of program code
US5036454A (en) * 1987-05-01 1991-07-30 Hewlett-Packard Company Horizontal computer having register multiconnect for execution of a loop with overlapped code
US5083267A (en) * 1987-05-01 1992-01-21 Hewlett-Packard Company Horizontal computer having register multiconnect for execution of an instruction loop with recurrance
US5226128A (en) * 1987-05-01 1993-07-06 Hewlett-Packard Company Horizontal computer having register multiconnect for execution of a loop with a branch
US5307474A (en) * 1987-09-30 1994-04-26 Mitsubishi Denki Kabushiki Kaisha Apparatus and method for processing literal operand computer instructions
US5261113A (en) * 1988-01-25 1993-11-09 Digital Equipment Corporation Apparatus and method for single operand register array for vector and scalar data processing operations
US5155820A (en) * 1989-02-21 1992-10-13 Gibson Glenn A Instruction format with designations for operand lengths of byte, half word, word, or double word encoded in address bits
EP0389175A3 (en) * 1989-03-15 1992-11-19 Fujitsu Limited Data prefetch system
US5179691A (en) * 1989-04-12 1993-01-12 Unisys Corporation N-byte stack-oriented CPU using a byte-selecting control for enhancing a dual-operation with an M-byte instruction word user program where M<N<2M
US5121502A (en) * 1989-12-20 1992-06-09 Hewlett-Packard Company System for selectively communicating instructions from memory locations simultaneously or from the same memory locations sequentially to plurality of processing
US5168571A (en) * 1990-01-24 1992-12-01 International Business Machines Corporation System for aligning bytes of variable multi-bytes length operand based on alu byte length and a number of unprocessed byte data
JPH04156613A (ja) * 1990-10-20 1992-05-29 Fujitsu Ltd 命令バッファ装置
US5859991A (en) * 1995-06-07 1999-01-12 Advanced Micro Devices, Inc. Parallel and scalable method for identifying valid instructions and a superscalar microprocessor including an instruction scanning unit employing the method
US5852727A (en) * 1997-03-10 1998-12-22 Advanced Micro Devices, Inc. Instruction scanning unit for locating instructions via parallel scanning of start and end byte information
FR2770659A1 (fr) 1997-10-31 1999-05-07 Sgs Thomson Microelectronics Processeur de traitement perfectionne

Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS4979138A (ja) * 1972-12-01 1974-07-31
JPS50116247A (ja) * 1974-02-28 1975-09-11

Family Cites Families (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
GB942153A (en) * 1961-01-26 1963-11-20 Int Computers & Tabulators Ltd Improvements in or relating to data processing apparatus
US3331056A (en) * 1964-07-15 1967-07-11 Honeywell Inc Variable width addressing arrangement
US3343138A (en) * 1964-10-07 1967-09-19 Bell Telephone Labor Inc Data processor employing double indexing
US3522589A (en) * 1968-10-31 1970-08-04 Honeywell Inc Data processing apparatus
DE2309029C2 (de) * 1973-02-23 1985-10-03 Nixdorf Computer Ag, 4790 Paderborn Elektronische Digital-Datenverarbeitungs-Anlage mit Mikroprogrammsteuerung

Patent Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS4979138A (ja) * 1972-12-01 1974-07-31
JPS50116247A (ja) * 1974-02-28 1975-09-11

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS59149543A (ja) * 1982-11-26 1984-08-27 インモス，リミテツド コンピユ−タおよびコンピユ−タ装置を動作させる方法
JPH0128967B2 (ja) * 1982-11-26 1989-06-07 Inmos Ltd

Also Published As

Publication number Publication date
FR2349175B1 (ja) 1979-03-09
DE2718110A1 (de) 1977-11-10
FR2349175A1 (fr) 1977-11-18
US4037213A (en) 1977-07-19

Similar Documents

Publication Publication Date Title
JPS533731A (en) Data processor
JPS5293242A (en) Data processor
JPS535543A (en) Floatinggpoint data processor
JPS5386138A (en) Data processor
JPS5293244A (en) Data processor
JPS5324243A (en) Data processor
JPS5335434A (en) Information processor
JPS52152135A (en) Data processor system
JPS52133739A (en) Data processor system
JPS52155029A (en) Data processor system
JPS52143726A (en) Microprogram data processor
JPS51120643A (en) Data processor
JPS5439538A (en) Data processor
JPS52115141A (en) Digital data processor
JPS5373932A (en) Parallel data processor
JPS52129344A (en) Data processor
JPS5354938A (en) Data processor
JPS53135237A (en) Data processor
JPS5311541A (en) Information processor
JPS52149935A (en) Computer
JPS5331931A (en) Processor
JPS5437548A (en) Data processor
JPS52153635A (en) Data processor
JPS5359331A (en) Data processor
JPS5345161A (en) Digital data processor