USRE28421E
(en)
*
|
1971-07-26 |
1975-05-20 |
|
Encoding
network |
US3789204A
(en)
*
|
1972-06-06 |
1974-01-29 |
Honeywell Inf Systems |
Self-checking digital storage system
|
FR2257213A5
(ja)
*
|
1973-12-04 |
1975-08-01 |
Cii |
|
US3963908A
(en)
*
|
1975-02-24 |
1976-06-15 |
North Electric Company |
Encoding scheme for failure detection in random access memories
|
DE2518588C3
(de)
*
|
1975-04-25 |
1978-07-20 |
Siemens Ag, 1000 Berlin Und 8000 Muenchen |
Verfahren zur Überwachung der Folgerichtigkeit von Codesignalgruppen in Einrichtungen der Nachrichtentechnik
|
US4005405A
(en)
*
|
1975-05-07 |
1977-01-25 |
Data General Corporation |
Error detection and correction in data processing systems
|
US4234955A
(en)
*
|
1979-01-26 |
1980-11-18 |
International Business Machines Corporation |
Parity for computer system having an array of external registers
|
US4271521A
(en)
*
|
1979-07-09 |
1981-06-02 |
The Anaconda Company |
Address parity check system
|
US4276647A
(en)
*
|
1979-08-02 |
1981-06-30 |
Xerox Corporation |
High speed Hamming code circuit and method for the correction of error bursts
|
DE3012159C2
(de)
*
|
1980-03-26 |
1982-09-02 |
Licentia Patent-Verwaltungs-Gmbh, 6000 Frankfurt |
Anordnung zur gesicherten Datenausgabe
|
JPS595497A
(ja)
*
|
1982-07-02 |
1984-01-12 |
Hitachi Ltd |
半導体rom
|
US4596015A
(en)
*
|
1983-02-18 |
1986-06-17 |
Gte Automatic Electric Inc. |
Failure detection apparatus for use with digital pads
|
US4596014A
(en)
*
|
1984-02-21 |
1986-06-17 |
Foster Wheeler Energy Corporation |
I/O rack addressing error detection for process control
|
JPH02206856A
(ja)
*
|
1989-01-27 |
1990-08-16 |
Digital Equip Corp <Dec> |
アドレス転送エラーの検出方法及び装置
|
US5357521A
(en)
*
|
1990-02-14 |
1994-10-18 |
International Business Machines Corporation |
Address sensitive memory testing
|
US5392302A
(en)
*
|
1991-03-13 |
1995-02-21 |
Quantum Corp. |
Address error detection technique for increasing the reliability of a storage subsystem
|
US5561672A
(en)
*
|
1991-08-27 |
1996-10-01 |
Kabushiki Kaisha Toshiba |
Apparatus for preventing computer data destructively read out from storage unit
|
DE69226150T2
(de)
*
|
1991-11-05 |
1999-02-18 |
Hsu Fu Chieh |
Redundanzarchitektur für Schaltungsmodul
|
US5831467A
(en)
*
|
1991-11-05 |
1998-11-03 |
Monolithic System Technology, Inc. |
Termination circuit with power-down mode for use in circuit module architecture
|
US5498990A
(en)
*
|
1991-11-05 |
1996-03-12 |
Monolithic System Technology, Inc. |
Reduced CMOS-swing clamping circuit for bus lines
|
US5576554A
(en)
*
|
1991-11-05 |
1996-11-19 |
Monolithic System Technology, Inc. |
Wafer-scale integrated circuit interconnect structure architecture
|
US5345582A
(en)
*
|
1991-12-20 |
1994-09-06 |
Unisys Corporation |
Failure detection for instruction processor associative cache memories
|
JPH08500687A
(ja)
*
|
1992-08-10 |
1996-01-23 |
モノリシック・システム・テクノロジー・インコーポレイテッド |
ウェハ規模の集積化のためのフォルトトレラントな高速度のバス装置及びバスインタフェース
|
US5537425A
(en)
*
|
1992-09-29 |
1996-07-16 |
International Business Machines Corporation |
Parity-based error detection in a memory controller
|
US5655113A
(en)
|
1994-07-05 |
1997-08-05 |
Monolithic System Technology, Inc. |
Resynchronization circuit for a memory system and method of operating same
|
FR2723222B1
(fr)
*
|
1994-07-27 |
1996-09-27 |
Sextant Avionique Sa |
Procede et dispositif de securisation du deroulement de sequences lineaires d'ordres executes par unprocesseur
|
JPH10105426A
(ja)
*
|
1996-09-25 |
1998-04-24 |
Nec Ic Microcomput Syst Ltd |
半導体集積回路
|
US6493843B1
(en)
*
|
1999-10-28 |
2002-12-10 |
Hewlett-Packard Company |
Chipkill for a low end server or workstation
|
US6715036B1
(en)
*
|
2000-08-01 |
2004-03-30 |
International Business Machines Corporation |
Method, system, and data structures for transferring blocks of data from a storage device to a requesting application
|
JP4090988B2
(ja)
*
|
2001-06-01 |
2008-05-28 |
コーニンクレッカ フィリップス エレクトロニクス エヌ ヴィ |
デジタルシステム及び該デジタルシステムのエラー検出方法
|
US20030226090A1
(en)
*
|
2002-05-28 |
2003-12-04 |
Thayer Larry Jay |
System and method for preventing memory access errors
|
ITRM20040418A1
(it)
*
|
2004-08-25 |
2004-11-25 |
Micron Technology Inc |
Modo di lettura a compressione di dati a piu' livelli per il collaudo di memorie.
|
US9459960B2
(en)
|
2005-06-03 |
2016-10-04 |
Rambus Inc. |
Controller device for use with electrically erasable programmable memory chip with error detection and retry modes of operation
|
US7831882B2
(en)
|
2005-06-03 |
2010-11-09 |
Rambus Inc. |
Memory system with error detection and retry modes of operation
|
US7562285B2
(en)
|
2006-01-11 |
2009-07-14 |
Rambus Inc. |
Unidirectional error code transfer for a bidirectional data link
|
DE102006020063A1
(de)
*
|
2006-04-29 |
2007-10-31 |
Dr.Ing.H.C. F. Porsche Ag |
Fahrgeschwindigkeitsregelungseinrichtung
|
US8352805B2
(en)
|
2006-05-18 |
2013-01-08 |
Rambus Inc. |
Memory error detection
|
US20090037782A1
(en)
*
|
2007-08-01 |
2009-02-05 |
Arm Limited |
Detection of address decoder faults
|
US9639418B2
(en)
*
|
2015-09-01 |
2017-05-02 |
International Business Machines Corporation |
Parity protection of a register
|
EP3776207B1
(en)
|
2018-03-26 |
2023-08-09 |
Rambus Inc. |
Command/address channel error detection
|
US11468962B2
(en)
*
|
2021-03-03 |
2022-10-11 |
Micron Technology, Inc. |
Performing memory testing using error correction code values
|