JPH11331029A - Two-way radio communication equipment and pcmcia card type two-way radio communication equipment using it - Google Patents

Two-way radio communication equipment and pcmcia card type two-way radio communication equipment using it

Info

Publication number
JPH11331029A
JPH11331029A JP10136411A JP13641198A JPH11331029A JP H11331029 A JPH11331029 A JP H11331029A JP 10136411 A JP10136411 A JP 10136411A JP 13641198 A JP13641198 A JP 13641198A JP H11331029 A JPH11331029 A JP H11331029A
Authority
JP
Japan
Prior art keywords
wireless communication
terminal
input terminal
antenna
output terminal
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP10136411A
Other languages
Japanese (ja)
Inventor
Yukio Sakai
幸雄 堺
Daisuke Nishimura
大介 西村
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Panasonic Holdings Corp
Original Assignee
Matsushita Electric Industrial Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Matsushita Electric Industrial Co Ltd filed Critical Matsushita Electric Industrial Co Ltd
Priority to JP10136411A priority Critical patent/JPH11331029A/en
Publication of JPH11331029A publication Critical patent/JPH11331029A/en
Pending legal-status Critical Current

Links

Abstract

PROBLEM TO BE SOLVED: To satisfy miniaturization and low cost at the same time by reducing transmission spurious radiation from a two-way radio communication equipment and improving the reception sensitivity. SOLUTION: The equipment is provided with a band pass filter 11, a low noise amplifier connected between the filter 11 and an input terminal 51 of an orthogonal demodulator 14, an attenuator 19 connected between the filter 11 and an output terminal 54 of an orthogonal modulator 17, a PLL oscillator 18 whose output terminal connects to an oscillation input terminal 52 of the orthogonal demodulator 17 and connecting to an oscillation input terminal 53 of the orthogonal demodulator 17, a 1st low pass filter 15 connected between a base band output terminal 56 of the orthogonal demodulator 14 and a base band input terminal of a signal processor 30, a 2nd low pass filter 16 connected between a base band input terminal 55 of the orthogonal demodulator 17 and a base band output terminal of the signal processor 30, and a data output terminal 21 and a data input terminal 20 connecting to the signal processor 30.

Description

【発明の詳細な説明】DETAILED DESCRIPTION OF THE INVENTION

【0001】[0001]

【発明の属する技術分野】本発明は、パーソナルコンピ
ュータやプリンタなどの情報通信機器に利用される双方
向型無線通信装置とそれを用いたPCMCIAカード型
双方向無線通信装置に関する。
BACKGROUND OF THE INVENTION 1. Field of the Invention The present invention relates to a two-way wireless communication device used for information communication equipment such as a personal computer and a printer, and a PCMCIA card-type two-way wireless communication device using the same.

【0002】[0002]

【従来の技術】従来、この種の双方向型無線通信装置は
図6に示す構成となっていた。図6において、81は他
のPLL発振器、82は送信増幅器、83は送信ミキ
サ、84は送信IFフィルタ、85は受信IFフィル
タ、86は受信ミキサであり、アンテナ端子10から入
力または出力する無線周波数を他のIF周波数に変換す
る構成としていた。
2. Description of the Related Art Conventionally, this type of two-way wireless communication apparatus has the configuration shown in FIG. 6, reference numeral 81 denotes another PLL oscillator, 82 denotes a transmission amplifier, 83 denotes a transmission mixer, 84 denotes a transmission IF filter, 85 denotes a reception IF filter, and 86 denotes a reception mixer, and a radio frequency input or output from the antenna terminal 10 Is converted to another IF frequency.

【0003】[0003]

【発明が解決しようとする課題】無線周波数を他のIF
周波数に変換する構成とした場合、回路構成規模が複雑
となり、双方向型無線通信装置の小型化あるいは低コス
ト化が、困難となるという課題があった。この双方向型
無線通信装置においては、PCMCIAカード型サイズ
の小型化が要求されている。本発明は、無線周波数を他
のIF周波数に変換せず、直接信号処理するダイレクト
コンバージョン方式で無線回路を構成し、無線周波数と
PLL発振器の発振周波数を異なる周波数とすることに
より、到達距離の拡大と妨害排除特性の向上を実現さ
せ、双方向型無線通信装置の小型化と低コスト化を同時
に達成することを目的とする。
SUMMARY OF THE INVENTION A radio frequency is connected to another IF.
In the case where the frequency is converted, the circuit configuration scale becomes complicated, and it is difficult to reduce the size or the cost of the bidirectional wireless communication device. In this two-way wireless communication device, a reduction in the size of the PCMCIA card is required. According to the present invention, a radio circuit is configured by a direct conversion method that directly processes a radio signal without converting a radio frequency to another IF frequency, and the radio frequency and the oscillation frequency of a PLL oscillator are set to different frequencies, thereby extending a reach. It is an object of the present invention to realize an improved interference elimination characteristic and to simultaneously achieve the miniaturization and cost reduction of a two-way wireless communication device.

【0004】[0004]

【課題を解決するための手段】この課題を解決するため
に本発明による双方向型無線通信装置は、アンテナ端子
とアンテナ切り替えスイッチのアンテナ端子側との間に
接続された帯域通過フィルタと、前記アンテナ切り替え
スイッチの受信端子と直交復調器の入力端子との間に接
続された低雑音増幅器と、前記アンテナ切り替えスイッ
チの送信端子と直交変調器の出力端子との間に接続され
たアッテネータと、その出力端子を前記直交復調器の発
振入力端子に接続するとともに前記直交変調器の発振入
力端子に接続したPLL発振器と、前記直交復調器のベ
ースバンド出力端子と信号処理器のベースバンド入力端
子との間に接続された第1の低域通過フィルタと、前記
直交変調器のベースバンド入力端子と前記信号処理器の
ベースバンド出力端子との間に接続された第2の低域通
過フィルタと、前記信号処理器に接続されたデータ出力
端子とデータ入力端子を有するものである。
In order to solve this problem, a two-way wireless communication apparatus according to the present invention comprises a band-pass filter connected between an antenna terminal and an antenna terminal side of an antenna changeover switch; A low-noise amplifier connected between the receiving terminal of the antenna changeover switch and the input terminal of the quadrature demodulator, and an attenuator connected between the transmission terminal of the antenna changeover switch and the output terminal of the quadrature modulator; A PLL oscillator having an output terminal connected to the oscillation input terminal of the quadrature demodulator and connected to the oscillation input terminal of the quadrature modulator; and a baseband output terminal of the quadrature demodulator and a baseband input terminal of the signal processor. A first low-pass filter connected therebetween, a baseband input terminal of the quadrature modulator, and a baseband output of the signal processor Those having a second low pass filter connected between the child, the connected data output terminal and a data input terminal to the signal processor.

【0005】また、本発明によるPCMCIAカード型
双方向無線通信装置は、請求項1記載の双方向型無線通
信装置を第1の両面多層基板の一方の面に構成し、前記
第1の両面多層基板の他方の面をアースとし、第2の基
板に平面アンテナを構成し、前記第1の両面多層基板と
前記第2の基板とを基板平面に対して垂直方向に重ねる
ように配置したことを特徴とするものであり、請求項1
記載の双方向型無線通信装置を第1の両面多層基板の一
方の面に構成し、前記第1の両面多層基板の他方の面を
アースとし、ループ型アンテナを拡張部に構成したこと
を特徴とするものでもある。これにより双方向型無線通
信装置の到達距離拡大と妨害排除特性の向上を実現さ
せ、小型化と低コスト化を同時に達成することができ
る。
Further, a PCMCIA card type bidirectional wireless communication apparatus according to the present invention comprises the bidirectional wireless communication apparatus according to claim 1 formed on one surface of a first double-sided multilayer substrate, and the first double-sided multilayer communication apparatus. The other surface of the substrate is grounded, a planar antenna is formed on a second substrate, and the first double-sided multilayer substrate and the second substrate are arranged so as to overlap in a direction perpendicular to the plane of the substrate. Claim 1
The two-way wireless communication device according to claim 1 is configured on one surface of a first double-sided multilayer substrate, the other surface of the first double-sided multilayer substrate is grounded, and the loop antenna is configured as an extension. It is also what to say. As a result, it is possible to increase the reach of the two-way wireless communication device and improve the interference rejection characteristics, and simultaneously achieve downsizing and cost reduction.

【0006】[0006]

【発明の実施の形態】本発明の請求項1に記載の発明
は、アンテナ端子とアンテナ切り替えスイッチのアンテ
ナ端子側との間に接続された帯域通過フィルタと、前記
アンテナ切り替えスイッチの受信端子と直交復調器の入
力端子との間に接続された低雑音増幅器と、前記アンテ
ナ切り替えスイッチの送信端子と直交変調器の出力端子
との間に接続されたアッテネータと、その出力端子を前
記直交復調器の発振入力端子に接続するとともに前記直
交変調器の発振入力端子に接続したPLL発振器と、前
記直交復調器のベースバンド出力端子と信号処理器のベ
ースバンド入力端子との間に接続された第1の低域通過
フィルタと、前記直交変調器のベースバンド入力端子と
前記信号処理器のベースバンド出力端子との間に接続さ
れた第2の低域通過フィルタと、前記信号処理器に接続
されたデータ出力端子とデータ入力端子を有するもので
あり、双方向型無線通信装置の小型化と低コスト化を同
時に実現するという作用を有する。
DESCRIPTION OF THE PREFERRED EMBODIMENTS The invention according to claim 1 of the present invention is directed to a band-pass filter connected between an antenna terminal and an antenna terminal side of an antenna changeover switch, and a filter which is orthogonal to a reception terminal of the antenna changeover switch. A low-noise amplifier connected between an input terminal of a demodulator, an attenuator connected between a transmission terminal of the antenna switch and an output terminal of a quadrature modulator, and an output terminal of the attenuator connected to the quadrature demodulator. A PLL oscillator connected to an oscillation input terminal and connected to an oscillation input terminal of the quadrature modulator, and a first oscillator connected between a baseband output terminal of the quadrature demodulator and a baseband input terminal of the signal processor. A low-pass filter, and a second low-pass filter connected between a baseband input terminal of the quadrature modulator and a baseband output terminal of the signal processor. And filter, which has a connected data output terminal and a data input terminal to the signal processor, has the effect of reducing the size and cost of the two-way wireless communication device at the same time.

【0007】請求項2記載の発明は、アンテナ端子から
出力または入力される無線周波数(fc)とPLL発振
器の発振周波数(fo)が、異なる周波数で構成した請
求項1記載の双方向型無線通信装置としたものであり、
双方向型無線通信装置の到達距離拡大と妨害排除特性を
向上させるという作用を有する。
According to a second aspect of the present invention, the radio frequency (fc) output or input from the antenna terminal is different from the oscillation frequency (fo) of the PLL oscillator. Device.
This has the effect of increasing the reach of the two-way wireless communication device and improving the interference rejection characteristics.

【0008】請求項3記載の発明は、PLL発振器に必
要な基準信号と信号処理器に必要なシステムクロックと
を同一の基準信号発生器から供給した請求項1記載の双
方向型無線通信装置としたものであり、双方向型無線通
信装置の小型化と低コスト化を同時に実現するという作
用を有する。
According to a third aspect of the present invention, there is provided the bidirectional wireless communication apparatus according to the first aspect, wherein the reference signal required for the PLL oscillator and the system clock required for the signal processor are supplied from the same reference signal generator. This has the effect of simultaneously realizing size reduction and cost reduction of the two-way wireless communication device.

【0009】請求項4記載の発明は、請求項1記載の双
方向型無線通信装置を第1の両面多層基板の一方の面に
構成し、前記第1の両面多層基板の他方の面をアースと
し、第2の基板に平面アンテナを構成し、前記第1の両
面多層基板と前記第2の基板とを基板平面に対して垂直
方向に重ねるように配置したPCMCIAカード型双方
向無線通信装置としたものであり、PCMCIAカード
型双方向無線通信装置内にアンテナが内蔵化できるとい
う作用を有する。
According to a fourth aspect of the present invention, the bidirectional wireless communication device according to the first aspect is formed on one surface of a first double-sided multilayer substrate, and the other surface of the first double-sided multilayer substrate is grounded. A PCMCIA card-type bidirectional wireless communication device in which a planar antenna is formed on a second substrate, and the first double-sided multilayer substrate and the second substrate are arranged so as to overlap in a direction perpendicular to the plane of the substrate. This has the effect that the antenna can be built in the PCMCIA card type bidirectional wireless communication device.

【0010】請求項5記載の発明は、請求項1記載の双
方向型無線通信装置を第1の両面多層基板の一方の面に
構成し、前記第1の両面多層基板の他方の面をアースと
し、ループ型アンテナを拡張部に構成したPCMCIA
カード型双方向無線通信装置としたものであり、PCM
CIAカード型双方向無線通信装置の到達距離拡大と妨
害排除特性を向上させるという作用を有する。
According to a fifth aspect of the present invention, the bidirectional wireless communication apparatus according to the first aspect is formed on one surface of a first double-sided multilayer substrate, and the other surface of the first double-sided multilayer substrate is grounded. And a PCMCIA in which a loop antenna is configured as an extension unit
Card type two-way wireless communication device, PCM
The CIA card type two-way wireless communication device has the effect of increasing the reach and improving the interference rejection characteristics.

【0011】以下、本発明の実施の形態について、図1
から図5を用いて説明する。 (実施の形態1)図1は、本発明の第1の実施の形態を
示す双方向型無線通信装置の電気回路図である。帯域通
過フィルタ11は、アンテナ端子10とアンテナ切り替
えスイッチ12のアンテナ端子12aとの間に接続して
おり、無線通信に必要な周波数のみを選択的に通過さ
せ、不要な送信高周波を除去するとともに不要な受信妨
害波を除去するために設けている。本実施の形態におい
ては、帯域通過フィルタ11は、チップコイルとチップ
コンデンサで構成しているが、SAWフィルタや誘電体
フィルタでもかまわない。
Hereinafter, an embodiment of the present invention will be described with reference to FIG.
This will be described with reference to FIG. (Embodiment 1) FIG. 1 is an electric circuit diagram of a two-way wireless communication apparatus according to a first embodiment of the present invention. The band-pass filter 11 is connected between the antenna terminal 10 and the antenna terminal 12a of the antenna changeover switch 12, selectively passes only a frequency necessary for wireless communication, removes unnecessary transmission high-frequency waves, and eliminates unnecessary It is provided in order to remove unnecessary reception interference waves. In the present embodiment, the band-pass filter 11 is configured by a chip coil and a chip capacitor, but may be a SAW filter or a dielectric filter.

【0012】アンテナ切り替えスイッチ12はアンテナ
端子12aと受信端子12bと送信端子12cからな
り、送信経路と受信経路を切り替えるためにシステムの
送信動作と受信動作が切り替わるタイミングに連動して
動作させている。本実施の形態では、アンテナ切り替え
スイッチ12はGaAsによるSPDTスイッチで構成
しており、電圧制御によるアンテナ切り替え動作で低消
費電流化を図っている。なお、アンテナ切り替えスイッ
チ12は、PINダイオードで構成してもよいが、この
場合は電流制御となり、消費電流が必要となる。低雑音
増幅器13は、受信経路の低雑音化のために設けてお
り、システムの受信感度を向上させている。本実施の形
態では、低雑音増幅器13の順方向電力利得を22d
B、雑音指数を1.5dBとし、低雑音増幅器13がな
い場合と比較して、システム受信感度を20dB以上改
善させている。また、低雑音増幅器13の電源は、アン
テナ切り替えスイッチ12と連動して動作させており、
送信時には低雑音増幅器13の電源をOFFすること
で、システムの低消費電流化を図っている。
The antenna changeover switch 12 includes an antenna terminal 12a, a reception terminal 12b, and a transmission terminal 12c, and operates in synchronization with the timing at which the transmission operation and the reception operation of the system are switched to switch the transmission path and the reception path. In the present embodiment, the antenna changeover switch 12 is configured by an SPDT switch made of GaAs, and the current consumption is reduced by the antenna changeover operation by voltage control. Note that the antenna changeover switch 12 may be configured by a PIN diode, but in this case, current control is performed and current consumption is required. The low-noise amplifier 13 is provided to reduce the noise in the reception path, and improves the reception sensitivity of the system. In the present embodiment, the forward power gain of the low noise amplifier 13 is set to 22 d
B, the noise figure is 1.5 dB, and the system reception sensitivity is improved by 20 dB or more as compared with the case where the low noise amplifier 13 is not provided. The power supply of the low noise amplifier 13 is operated in conjunction with the antenna changeover switch 12,
At the time of transmission, the power supply of the low noise amplifier 13 is turned off to reduce the current consumption of the system.

【0013】直交復調器14は、第1のミキサ71と第
2のミキサ72と第1の90度移相器73で構成してい
る。本実施の形態では、直交復調器14は半導体集積装
置とし、直交復調器14の電源も、低雑音増幅器13の
電源と同様に受信時のみ動作するようにアンテナ切り替
えスイッチ12と連動させ、システムの低消費電流化を
図っている。直交復調器14の入力端子51より入力し
た受信信号は、第1のミキサ71と第2のミキサ72に
入力し、直交復調する。直交復調器14の発振入力端子
52より入力したPLL発振器18からのローカル信号
は、第1のミキサ71へ同位相で入力され、第2のミキ
サ72へは第1の90度移相器73を通過した90度シ
フト状態で入力される。この第1のミキサ71と第2の
ミキサ72で掛け算された出力は、互いに位相が直交
(90度シフト)した状態を保ちながら、直交復調器1
4のベースバンド出力端子56より出力され、第1の低
域通過フィルタ15を介して信号処理器30へ入力され
る。信号処理されたデータは、信号処理器30のデータ
出力端子21より出力される。
The quadrature demodulator 14 includes a first mixer 71, a second mixer 72, and a first 90-degree phase shifter 73. In the present embodiment, the quadrature demodulator 14 is a semiconductor integrated device, and the power supply of the quadrature demodulator 14 is interlocked with the antenna changeover switch 12 so as to operate only at the time of reception similarly to the power supply of the low noise amplifier 13. The current consumption is reduced. The received signal input from the input terminal 51 of the quadrature demodulator 14 is input to a first mixer 71 and a second mixer 72, and quadrature demodulated. The local signal from the PLL oscillator 18 input from the oscillation input terminal 52 of the quadrature demodulator 14 is input to the first mixer 71 in the same phase, and the first 90-degree phase shifter 73 is input to the second mixer 72. The data is input in a 90-degree shifted state. The outputs multiplied by the first mixer 71 and the second mixer 72 are output from the quadrature demodulator 1 while maintaining a state where the phases are mutually orthogonal (shifted by 90 degrees).
4 is output from the baseband output terminal 56 and is input to the signal processor 30 via the first low-pass filter 15. The signal-processed data is output from the data output terminal 21 of the signal processor 30.

【0014】なお、本実施の形態においては、信号処理
器30をスペクトラム拡散・相関器で構成したデジタル
信号を変復調する回路として構成していることを加えて
おく。また、第1の低域通過フィルタ15は、伝送速度
の半分の周波数をカットオフ周波数とするような構成と
しており、第2の低域通過フィルタ16のカットオフ周
波数も第1の低域通過フィルタ15と同様にしている。
このように受信側と送信側で、同じロールオフ特性をも
たせることにより、無線通信の空間的干渉が最小となる
ように配慮している。一方、信号処理器30のデータ入
力端子20より入力した信号は、信号処理器30で拡散
変調され、第2の低域通過フィルタ16を介して直交変
調器17のベースバンド入力端子55へ入力される。直
交変調器17は、第3のミキサ74と第4のミキサ75
と第2の90度移相器76で構成している。
In this embodiment, it is added that the signal processor 30 is configured as a circuit for modulating and demodulating a digital signal composed of a spread spectrum correlator. Further, the first low-pass filter 15 is configured so that the cut-off frequency is half the frequency of the transmission speed, and the cut-off frequency of the second low-pass filter 16 is also the first low-pass filter. Same as 15.
By providing the same roll-off characteristics on the receiving side and the transmitting side in this way, consideration is given to minimizing the spatial interference of wireless communication. On the other hand, the signal input from the data input terminal 20 of the signal processor 30 is spread-modulated by the signal processor 30 and input to the baseband input terminal 55 of the quadrature modulator 17 via the second low-pass filter 16. You. The quadrature modulator 17 includes a third mixer 74 and a fourth mixer 75
And a second 90-degree phase shifter 76.

【0015】本実施の形態では、直交変調器17は半導
体集積装置とし、直交変調器17の電源も、送信時のみ
動作するようにアンテナ切り替えスイッチ12と連動さ
せ、システムの低消費電流化を図っている。直交変調器
17のベースバンド入力端子55より入力した送信信号
は、第3のミキサ74と第4のミキサ75に入力され直
交変調される。直交変調器17の発振入力端子53より
入力されたPLL発振器18からのローカル信号は、第
4のミキサ75へ同位相で入力され、第3のミキサ74
へは第2の90度移相器76を通過した90度シフト状
態で入力される。この第3のミキサ74と第4のミキサ
75で掛け算された出力は、互いに位相が直交(90度
シフト)した状態を保ちながら加算され、直交変調器1
7の出力端子54より出力される。直交変調器17の出
力端子54は、アッテネータ19を介してアンテナ切り
替えスイッチ12の送信端子に接続しており、直交変調
器17の出力端子54より出力された送信信号の送信電
力調整をアッテネータ19で実施している。
In the present embodiment, the quadrature modulator 17 is a semiconductor integrated device, and the power supply of the quadrature modulator 17 is also linked with the antenna switch 12 so as to operate only at the time of transmission, thereby reducing the current consumption of the system. ing. The transmission signal input from the baseband input terminal 55 of the quadrature modulator 17 is input to the third mixer 74 and the fourth mixer 75 and quadrature modulated. The local signal from the PLL oscillator 18 input from the oscillation input terminal 53 of the quadrature modulator 17 is input to the fourth mixer 75 in the same phase, and the third mixer 74
Is input in a 90-degree shifted state after passing through the second 90-degree phase shifter 76. The outputs multiplied by the third mixer 74 and the fourth mixer 75 are added while maintaining a state where the phases are orthogonal (shifted by 90 degrees) to each other, and the quadrature modulator 1
7 is output from the output terminal 54. The output terminal 54 of the quadrature modulator 17 is connected to the transmission terminal of the antenna changeover switch 12 via the attenuator 19, and the transmission power of the transmission signal output from the output terminal 54 of the quadrature modulator 17 is adjusted by the attenuator 19. We are implementing.

【0016】図1に示すごとく本実施の形態において
は、無線周波数を直接、直交変復調するダイレクトコン
バージョン方式を用いた。無線周波数を微弱帯に選択す
ることにより、実現が可能となる。そしてこの状態にお
いてPLL発振器18の出力が直交復調器14の発振入
力端子52に接続されるとともに直交変調器17の発振
入力端子53に接続されている。このように、送信・受
信に必要なローカル周波数を共通化することができるの
で、結果として双方向型無線通信装置の大幅な部品点数
削減と低コスト化が可能となる。
In this embodiment, as shown in FIG. 1, a direct conversion system for directly quadrature modulating and demodulating a radio frequency is used. This can be realized by selecting a radio frequency in a weak band. In this state, the output of the PLL oscillator 18 is connected to the oscillation input terminal 52 of the quadrature demodulator 14 and to the oscillation input terminal 53 of the quadrature modulator 17. In this way, the local frequency required for transmission and reception can be shared, and as a result, the number of parts and cost of the two-way wireless communication device can be significantly reduced.

【0017】図1において、無線周波数とPLL発振器
18の出力周波数が同じ周波数の場合、PLL発振器1
8の出力がアンテナ端子10から受信側へ混入し、受信
感度を劣化させるという課題が考えられる。この課題に
対しては、他の実施の形態で回避できることを説明して
おく。
In FIG. 1, when the radio frequency and the output frequency of the PLL oscillator 18 are the same frequency, the PLL oscillator 1
The output 8 may be mixed into the receiving side from the antenna terminal 10 to degrade the receiving sensitivity. It is described that this problem can be avoided in other embodiments.

【0018】まず、PLL発振器18の発振周波数(f
o)を無線周波数(fc)の2倍となるように構成す
る。直交復調器14の発振入力端子52と直交変調器1
7の発振入力端子53にフリップフロップ回路を設け、
入力されたfoを2分周する。foと2分周されたfo
の排他的論理和出力が90度シフトされた信号となるの
で、foの2分周波で直交復調器14と直交変調器17
をそれぞれ動作させることが可能となる。実際は、この
フリップフロップ回路が直交復調器14の発振入力端子
52と直交変調器17の発振入力端子53にそれぞれ内
蔵された半導体集積装置で構成している。このようにす
れば、PLL発振器18の発振周波数が、アンテナ端子
10から受信側へ混入しても、受信信号とは異なる周波
数となり、結果として、受信感度を劣化させるという課
題を防止することができる。
First, the oscillation frequency of the PLL oscillator 18 (f
o) is configured to be twice the radio frequency (fc). The oscillation input terminal 52 of the quadrature demodulator 14 and the quadrature modulator 1
7, an oscillation input terminal 53 is provided with a flip-flop circuit,
The input fo is divided by two. fo and fo divided by 2
Is a signal shifted by 90 degrees, so that the quadrature demodulator 14 and the quadrature modulator 17
Can be operated respectively. Actually, this flip-flop circuit is constituted by a semiconductor integrated device incorporated in the oscillation input terminal 52 of the quadrature demodulator 14 and the oscillation input terminal 53 of the quadrature modulator 17, respectively. In this way, even if the oscillation frequency of the PLL oscillator 18 is mixed from the antenna terminal 10 to the receiving side, the frequency becomes different from that of the received signal, and as a result, the problem that the receiving sensitivity is deteriorated can be prevented. .

【0019】(実施の形態2)図2は、本発明の第2の
実施の形態を示す双方向型無線通信装置の電気回路図で
ある。図2のPLL発振器18のPLL装置32の基準
信号と信号処理器30のシステムクロックとを同一の基
準信号発生器33から供給するように構成している。基
準信号発生器33は、TOXOとしており、温度環境変
化に対して安定に動作させている。基準信号発生器33
の出力周波数は、PLL装置32の基準信号として動作
する上限近くの周波数としており、基準信号発生器33
から出力される高調波信号成分を可能な限り低減するよ
うにしている。
(Embodiment 2) FIG. 2 is an electric circuit diagram of a two-way wireless communication apparatus showing a second embodiment of the present invention. The reference signal of the PLL device 32 of the PLL oscillator 18 of FIG. 2 and the system clock of the signal processor 30 are supplied from the same reference signal generator 33. The reference signal generator 33 is a TOXO, and operates stably with respect to changes in the temperature environment. Reference signal generator 33
Is an output frequency near the upper limit that operates as a reference signal of the PLL device 32.
The harmonic signal components output from the ASIC are reduced as much as possible.

【0020】なお、PLL装置32の比較周波数もPL
L装置32が分周できる上限近くの周波数を選択してい
ることを加えておく。また、PLL装置32のプログラ
ムカウンタは、内部書き込みタイプで実現しており、不
要なデータ入力ラインを削除するようにしている。この
ように構成することにより、制御ラインの簡略化と部品
点数の削減を図ることが可能となる。
Note that the comparison frequency of the PLL device 32 is also PL
It should be added that the frequency near the upper limit at which the L device 32 can divide frequency is selected. Further, the program counter of the PLL device 32 is realized by an internal write type, so that unnecessary data input lines are deleted. With this configuration, it is possible to simplify the control line and reduce the number of components.

【0021】(実施の形態3)図3は、本発明の第3の
実施の形態を示す双方向型無線通信装置の実装配置図で
ある。図3に示すごとく、PLL発振器18、PLL装
置32、基準信号発生器33は、双方向型無線通信装置
60のほぼ中央の位置に配置し、周りをアースパターン
で囲むように実装させている。このように配置すること
により、PLL発振器18、および基準信号発生器33
から出力される信号が、外部に輻射するのを防ぎ、結果
として双方向型無線通信装置60の送信スプリアス特性
低減と受信感度特性の向上を実現している。
(Embodiment 3) FIG. 3 is a mounting layout diagram of a two-way wireless communication apparatus according to a third embodiment of the present invention. As shown in FIG. 3, the PLL oscillator 18, the PLL device 32, and the reference signal generator 33 are arranged at a substantially central position of the two-way wireless communication device 60, and are mounted so as to be surrounded by a ground pattern. With this arrangement, the PLL oscillator 18 and the reference signal generator 33
Of the bidirectional wireless communication device 60 is reduced, and as a result, the reception sensitivity characteristic is improved.

【0022】なお、本実施の形態では両面基板の一方の
面にのみ、部品を実装しているが、両面基板の他方の面
に部品を実装してもよいことを加えておく。
Although the components are mounted on only one surface of the double-sided board in the present embodiment, it is added that the components may be mounted on the other side of the double-sided board.

【0023】(実施の形態4)図4は、本発明の第4の
実施の形態を示すPCMCIAカード型双方向無線通信
装置の構成図である。図4に示すごとく、両面多層基板
77の一方の面に部品を実装し、両面多層基板77の他
方の面をアースパターンとした双方向型無線通信装置6
0と平面アンテナ90をスペーサ88を介して固定して
いる。このように配置することにより、双方向型無線通
信装置60の一方の面で構成した部品実装面と平面アン
テナ90の間に両面多層基板77の他方の面で構成した
アースパターンが電気的シールドとして働くのでアンテ
ナから、不要な信号が混入することなく双方向型無線通
信装置60が安定に動作し、結果として、PCMCIA
カードサイズの中にアンテナを内蔵させることが可能と
なり、装置の小型化が図られる。
(Embodiment 4) FIG. 4 is a configuration diagram of a PCMCIA card type two-way wireless communication apparatus showing a fourth embodiment of the present invention. As shown in FIG. 4, a bidirectional wireless communication device 6 in which components are mounted on one surface of a double-sided multilayer substrate 77 and the other surface of the double-sided multilayer substrate 77 is grounded.
0 and the planar antenna 90 are fixed via a spacer 88. With this arrangement, the ground pattern formed on the other surface of the double-sided multilayer substrate 77 between the component mounting surface formed on one surface of the bidirectional wireless communication device 60 and the planar antenna 90 serves as an electrical shield. Therefore, the bidirectional wireless communication device 60 operates stably without mixing unnecessary signals from the antenna, and as a result, the PCMCIA
The antenna can be built in the card size, and the size of the device can be reduced.

【0024】(実施の形態5)図5は、本発明の第5の
実施の形態を示すPCMCIAカード型双方向無線通信
装置の構成図である。図5に示すごとく、双方向型無線
通信装置60の外部に拡張するようにループアンテナ9
9が接続されている。このように構成することにより、
PCMCIAカード型双方向無線通信装置の厚みを薄く
することが可能となる。なお、ループアンテナ99は、
着脱式でも一体型でもよいことを加えておく。
(Embodiment 5) FIG. 5 is a block diagram of a PCMCIA card type bidirectional wireless communication apparatus showing a fifth embodiment of the present invention. As shown in FIG. 5, the loop antenna 9 is extended to the outside of the two-way wireless communication device 60.
9 is connected. With this configuration,
It is possible to reduce the thickness of the PCMCIA card type bidirectional wireless communication device. The loop antenna 99 is
It should be added that it may be detachable or integrated.

【0025】[0025]

【発明の効果】以上のように本発明によれば、アンテナ
端子とアンテナ切り替えスイッチのアンテナ端子側との
間に接続された帯域通過フィルタと、前記アンテナ切り
替えスイッチの受信端子と直交復調器の入力端子との間
に接続された低雑音増幅器と、前記アンテナ切り替えス
イッチの送信端子と直交変調器の出力端子との間に接続
されたアッテネータと、その出力端子を前記直交復調器
の発振入力端子に接続するとともに前記直交変調器の発
振入力端子に接続したPLL発振器と、前記直交復調器
のベースバンド出力端子と信号処理器のベースバンド入
力端子との間に接続された第1の低域通過フィルタと、
前記直交変調器のベースバンド入力端子と前記信号処理
器のベースバンド出力端子との間に接続された第2の低
域通過フィルタと、前記信号処理器に接続されたデータ
出力端子とデータ入力端子を有するものであるので双方
向型無線通信装置の小型化・低コスト化が可能となり、
送信スプリアス特性と受信感度特性が劣化する課題を解
決することができるという有利な効果が得られる。
As described above, according to the present invention, a band-pass filter connected between an antenna terminal and an antenna terminal side of an antenna changeover switch, a reception terminal of the antenna changeover switch and an input of a quadrature demodulator are provided. A low-noise amplifier connected between the output terminal of the quadrature modulator, an attenuator connected between the transmission terminal of the antenna changeover switch and the output terminal of the quadrature modulator, and an output terminal connected to the oscillation input terminal of the quadrature demodulator. A first low-pass filter connected between a PLL oscillator connected to an oscillation input terminal of the quadrature modulator and a baseband output terminal of the quadrature demodulator and a baseband input terminal of a signal processor; When,
A second low-pass filter connected between a baseband input terminal of the quadrature modulator and a baseband output terminal of the signal processor; a data output terminal and a data input terminal connected to the signal processor; , Which makes it possible to reduce the size and cost of the two-way wireless communication device,
An advantageous effect is obtained in that the problem that the transmission spurious characteristics and the reception sensitivity characteristics are deteriorated can be solved.

【図面の簡単な説明】[Brief description of the drawings]

【図1】本発明の第1の実施の形態による双方向型無線
通信装置を示す電気回路図
FIG. 1 is an electric circuit diagram showing a bidirectional wireless communication device according to a first embodiment of the present invention.

【図2】本発明の第2の実施の形態による双方向型無線
通信装置を示す電気回路図
FIG. 2 is an electric circuit diagram showing a two-way wireless communication device according to a second embodiment of the present invention;

【図3】本発明の第3の実施の形態による双方向型無線
通信装置を示す実装配置図
FIG. 3 is a mounting layout diagram showing a bidirectional wireless communication device according to a third embodiment of the present invention;

【図4】本発明の第4の実施の形態によるPCMCIA
カード型双方向無線通信装置を示す構造図
FIG. 4 shows a PCMCIA according to a fourth embodiment of the present invention.
Structural diagram showing a card-type two-way wireless communication device

【図5】本発明の第5の実施の形態によるPCMCIA
カード型双方向無線通信装置を示す構造図
FIG. 5 shows a PCMCIA according to a fifth embodiment of the present invention.
Structural diagram showing a card-type two-way wireless communication device

【図6】従来の双方向型無線通信装置を示す電気回路図FIG. 6 is an electric circuit diagram showing a conventional two-way wireless communication device.

【符号の説明】[Explanation of symbols]

10 アンテナ端子 11 帯域通過フィルタ 12 アンテナ切り替えスイッチ 12a アンテナ切り替えスイッチのアンテナ端子 12b アンテナ切り替えスイッチの受信端子 12c アンテナ切り替えスイッチの送信端子 13 低雑音増幅器 14 直交復調器 15 第1の低域通過フィルタ 16 第2の低域通過フィルタ 17 直交変調器 18 PLL発振器 19 アッテネータ 20 データ入力端子 21 データ出力端子 30 信号処理器 32 PLL装置 33 基準信号発生器 51 直交復調器の入力端子 52 直交復調器の発振入力端子 53 直交変調器の発振入力端子 54 直交変調器の出力端子 55 直交変調器のベースバンド入力端子 56 直交復調器のベースバンド出力端子 60 双方向型無線通信装置 77 両面多層基板 81 PLL発振器 82 送信増幅器 83 送信ミキサ 84 送信IFフィルタ 85 受信IFフィルタ 86 受信ミキサ 88 スペーサ 90 平面アンテナ 99 ループアンテナ Reference Signs List 10 antenna terminal 11 band-pass filter 12 antenna switch 12a antenna terminal of antenna switch 12b reception terminal of antenna switch 12c transmission terminal of antenna switch 13 low-noise amplifier 14 quadrature demodulator 15 first low-pass filter 16th 2 low-pass filter 17 quadrature modulator 18 PLL oscillator 19 attenuator 20 data input terminal 21 data output terminal 30 signal processor 32 PLL device 33 reference signal generator 51 quadrature demodulator input terminal 52 quadrature demodulator oscillation input terminal 53 Oscillation input terminal of quadrature modulator 54 Output terminal of quadrature modulator 55 Baseband input terminal of quadrature modulator 56 Baseband output terminal of quadrature demodulator 60 Bidirectional wireless communication device 77 Double-sided multilayer board 81 PLL oscillator 2 transmission amplifier 83 transmitting mixer 84 sends IF filter 85 receives the IF filter 86 receiving mixer 88 spacer 90 planar antenna 99 loop antenna

Claims (5)

【特許請求の範囲】[Claims] 【請求項1】 アンテナ端子とアンテナ切り替えスイッ
チのアンテナ端子側との間に接続された帯域通過フィル
タと、前記アンテナ切り替えスイッチの受信端子と直交
復調器の入力端子との間に接続された低雑音増幅器と、
前記アンテナ切り替えスイッチの送信端子と直交変調器
の出力端子との間に接続されたアッテネータと、その出
力端子を前記直交復調器の発振入力端子に接続するとと
もに前記直交変調器の発振入力端子に接続したPLL発
振器と、前記直交復調器のベースバンド出力端子と信号
処理器のベースバンド入力端子との間に接続された第1
の低域通過フィルタと、前記直交変調器のベースバンド
入力端子と前記信号処理器のベースバンド出力端子との
間に接続された第2の低域通過フィルタと、前記信号処
理器に接続されたデータ出力端子とデータ入力端子を有
する双方向型無線通信装置。
1. A bandpass filter connected between an antenna terminal and an antenna terminal side of an antenna changeover switch, and low noise connected between a reception terminal of the antenna changeover switch and an input terminal of a quadrature demodulator. An amplifier,
An attenuator connected between a transmission terminal of the antenna changeover switch and an output terminal of the quadrature modulator, and an output terminal connected to an oscillation input terminal of the quadrature demodulator and connected to an oscillation input terminal of the quadrature modulator; Connected to a baseband output terminal of the quadrature demodulator and a baseband input terminal of the signal processor.
A low-pass filter, a second low-pass filter connected between a baseband input terminal of the quadrature modulator and a baseband output terminal of the signal processor, and a second low-pass filter connected to the signal processor. A bidirectional wireless communication device having a data output terminal and a data input terminal.
【請求項2】 アンテナ端子から出力または入力される
無線周波数(fc)とPLL発振器の発振周波数(f
o)が、異なる周波数で構成した請求項1記載の双方向
型無線通信装置。
2. A radio frequency (fc) output or input from an antenna terminal and an oscillation frequency (f) of a PLL oscillator.
2. The two-way wireless communication apparatus according to claim 1, wherein o) is configured with different frequencies.
【請求項3】 PLL発振器に必要な基準信号と信号処
理器に必要なシステムクロックとを同一の基準信号発生
器から供給した請求項1記載の双方向型無線通信装置。
3. The two-way wireless communication apparatus according to claim 1, wherein the reference signal required for the PLL oscillator and the system clock required for the signal processor are supplied from the same reference signal generator.
【請求項4】 請求項1記載の双方向型無線通信装置を
第1の両面多層基板の一方の面に構成し、前記第1の両
面多層基板の他方の面をアースとし、第2の基板に平面
アンテナを構成し、前記第1の両面多層基板と前記第2
の基板とを基板平面に対して垂直方向に重ねるように配
置したPCMCIAカード型双方向無線通信装置。
4. The two-way wireless communication apparatus according to claim 1, wherein the two-way wireless communication device is formed on one surface of a first double-sided multilayer substrate, and the other surface of the first double-sided multilayer substrate is grounded. A planar antenna, the first double-sided multilayer substrate and the second
PCMCIA card type two-way wireless communication apparatus, wherein the PCMCIA card type bidirectional wireless communication apparatus is disposed so as to overlap with the substrate in a direction perpendicular to the substrate plane.
【請求項5】 請求項1記載の双方向型無線通信装置を
第1の両面多層基板の一方の面に構成し、前記第1の両
面多層基板の他方の面をアースとし、ループ型アンテナ
を拡張部に構成したPCMCIAカード型双方向無線通
信装置。
5. A two-way wireless communication apparatus according to claim 1, wherein said two-sided multilayer board is provided on one surface of said first double-sided multilayer board, and the other side of said first double-sided multilayer board is grounded. A PCMCIA card type bidirectional wireless communication device configured as an extension unit.
JP10136411A 1998-05-19 1998-05-19 Two-way radio communication equipment and pcmcia card type two-way radio communication equipment using it Pending JPH11331029A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP10136411A JPH11331029A (en) 1998-05-19 1998-05-19 Two-way radio communication equipment and pcmcia card type two-way radio communication equipment using it

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP10136411A JPH11331029A (en) 1998-05-19 1998-05-19 Two-way radio communication equipment and pcmcia card type two-way radio communication equipment using it

Publications (1)

Publication Number Publication Date
JPH11331029A true JPH11331029A (en) 1999-11-30

Family

ID=15174543

Family Applications (1)

Application Number Title Priority Date Filing Date
JP10136411A Pending JPH11331029A (en) 1998-05-19 1998-05-19 Two-way radio communication equipment and pcmcia card type two-way radio communication equipment using it

Country Status (1)

Country Link
JP (1) JPH11331029A (en)

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2006072826A (en) * 2004-09-03 2006-03-16 Matsushita Electric Ind Co Ltd Wireless tag system, reader/writer, wireless tag device and data writing/reading method
KR100773269B1 (en) 2006-05-30 2007-11-09 주식회사 하이온콥 Reader of rfid system for advancing receive sensitivety
JP2012005047A (en) * 2010-06-21 2012-01-05 Elecom Co Ltd Transceiver

Citations (12)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH0567911A (en) * 1991-09-09 1993-03-19 Mitsubishi Electric Corp Flat antenna integrated with electronic circuit
JPH06244771A (en) * 1993-02-19 1994-09-02 Matsushita Electric Ind Co Ltd Card-sized radio transmitter-receiver
JPH06334421A (en) * 1993-05-21 1994-12-02 Mitsubishi Heavy Ind Ltd Radio communication product with board mount antenna
JPH0742284U (en) * 1993-12-25 1995-07-21 ミツミ電機株式会社 RF data transceiver
JPH07245568A (en) * 1993-09-09 1995-09-19 Ericsson Inc Radio receiver
JPH08502633A (en) * 1992-10-19 1996-03-19 モトローラ・インコーポレーテッド Computer card type data receiver with foldable antenna
JPH08279027A (en) * 1995-04-04 1996-10-22 Toshiba Corp Radio communication card
JPH08298411A (en) * 1995-03-31 1996-11-12 Nokia Mobile Phones Ltd Small-sized duplex c patch type antenna that is incorporatedinto standard pc card
JPH0964876A (en) * 1995-08-21 1997-03-07 Matsushita Electric Ind Co Ltd Radio lan equipment and radio lan network
JPH09252324A (en) * 1996-03-15 1997-09-22 Toshiba Corp Frequency converter
JPH1032520A (en) * 1996-04-01 1998-02-03 Nokia Mobile Phones Ltd Transmitter-receiver sending/receiving radio frequency signal for two frequency bands
JPH1093475A (en) * 1996-09-17 1998-04-10 Toshiba Corp Composite system shared terminal equipment

Patent Citations (12)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH0567911A (en) * 1991-09-09 1993-03-19 Mitsubishi Electric Corp Flat antenna integrated with electronic circuit
JPH08502633A (en) * 1992-10-19 1996-03-19 モトローラ・インコーポレーテッド Computer card type data receiver with foldable antenna
JPH06244771A (en) * 1993-02-19 1994-09-02 Matsushita Electric Ind Co Ltd Card-sized radio transmitter-receiver
JPH06334421A (en) * 1993-05-21 1994-12-02 Mitsubishi Heavy Ind Ltd Radio communication product with board mount antenna
JPH07245568A (en) * 1993-09-09 1995-09-19 Ericsson Inc Radio receiver
JPH0742284U (en) * 1993-12-25 1995-07-21 ミツミ電機株式会社 RF data transceiver
JPH08298411A (en) * 1995-03-31 1996-11-12 Nokia Mobile Phones Ltd Small-sized duplex c patch type antenna that is incorporatedinto standard pc card
JPH08279027A (en) * 1995-04-04 1996-10-22 Toshiba Corp Radio communication card
JPH0964876A (en) * 1995-08-21 1997-03-07 Matsushita Electric Ind Co Ltd Radio lan equipment and radio lan network
JPH09252324A (en) * 1996-03-15 1997-09-22 Toshiba Corp Frequency converter
JPH1032520A (en) * 1996-04-01 1998-02-03 Nokia Mobile Phones Ltd Transmitter-receiver sending/receiving radio frequency signal for two frequency bands
JPH1093475A (en) * 1996-09-17 1998-04-10 Toshiba Corp Composite system shared terminal equipment

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2006072826A (en) * 2004-09-03 2006-03-16 Matsushita Electric Ind Co Ltd Wireless tag system, reader/writer, wireless tag device and data writing/reading method
KR100773269B1 (en) 2006-05-30 2007-11-09 주식회사 하이온콥 Reader of rfid system for advancing receive sensitivety
JP2012005047A (en) * 2010-06-21 2012-01-05 Elecom Co Ltd Transceiver

Similar Documents

Publication Publication Date Title
JP4521602B2 (en) Multimode high frequency circuit
US7715802B2 (en) Frequency synthesizer and multi-band radio apparatus using said frequency synthesizer
JPH1065749A (en) Receiving circuit
JP4709316B2 (en) Multimode high frequency circuit
JPH11103325A (en) Radio equipment corresponding to plurality of communication systems
TW200410506A (en) Wireless communication circuit architecture
JP2009536795A (en) Device for receiving and / or transmitting radio frequency signals with noise reduction
JP3503964B2 (en) transceiver
KR20030013295A (en) Gps receiver module
KR20040028603A (en) Radio signal receiving apparatus and demodulating circuit
Fernandez-Duran et al. Zero-IF receiver architecture for multistandard compatible radio systems. Girafe Project
JPH11331029A (en) Two-way radio communication equipment and pcmcia card type two-way radio communication equipment using it
JP4583210B2 (en) Wireless communication device and mobile phone terminal
JP2002290269A (en) Hybrid high frequency component and information terminal employing it
JP3862517B2 (en) Semiconductor integrated circuit device and communication device using the same
JP3464147B2 (en) Transceiver
JP2006515498A (en) Multimode modulator and transmitter
JP2001237735A (en) Radio transmitting-receiving module and radio communication device using module
JP2002208868A (en) Radio communication equipment
JPS6354009A (en) Branching filter
US20110319039A1 (en) Rf circuit
JPH1070495A (en) Radio equipment
Taya et al. RF Circuit Technology that Realizes Wireless LSI Products
JP2000315963A (en) Mobile radio unit
JPS62245730A (en) Duplex transmitter-receiver

Legal Events

Date Code Title Description
A621 Written request for application examination

Free format text: JAPANESE INTERMEDIATE CODE: A621

Effective date: 20050517

RD01 Notification of change of attorney

Free format text: JAPANESE INTERMEDIATE CODE: A7421

Effective date: 20050519

RD01 Notification of change of attorney

Free format text: JAPANESE INTERMEDIATE CODE: A7421

Effective date: 20050614

A977 Report on retrieval

Free format text: JAPANESE INTERMEDIATE CODE: A971007

Effective date: 20070330

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20070424

A02 Decision of refusal

Free format text: JAPANESE INTERMEDIATE CODE: A02

Effective date: 20070821