JPH11284302A - Connecting terminal structure of circuit board - Google Patents

Connecting terminal structure of circuit board

Info

Publication number
JPH11284302A
JPH11284302A JP8148498A JP8148498A JPH11284302A JP H11284302 A JPH11284302 A JP H11284302A JP 8148498 A JP8148498 A JP 8148498A JP 8148498 A JP8148498 A JP 8148498A JP H11284302 A JPH11284302 A JP H11284302A
Authority
JP
Japan
Prior art keywords
connection terminal
circuit board
connection
substrate
integrated circuit
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP8148498A
Other languages
Japanese (ja)
Inventor
Mitsuo Tsuruoka
充男 鶴岡
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Canon Inc
Original Assignee
Canon Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Canon Inc filed Critical Canon Inc
Priority to JP8148498A priority Critical patent/JPH11284302A/en
Publication of JPH11284302A publication Critical patent/JPH11284302A/en
Pending legal-status Critical Current

Links

Landscapes

  • Liquid Crystal (AREA)
  • Combinations Of Printed Boards (AREA)

Abstract

PROBLEM TO BE SOLVED: To provide a terminal structure which can make the connection between connection terminals easier when the size of a circuit board is reduced and, at the same time, can make the connection terminals to be connected surely to each other. SOLUTION: In a connection terminal structure, a bundle of a plurality of planar connection terminal, lines formed on a substrate A by using a conductive film is divided into a plurality of stages of connection terminals 2a and 2b which are separated from each other in the vertical direction with an insulating layer 7 in between at a connection terminal section 1 on the main surface of the substrate A. In the structure, the connecting section of each terminal in the terminal section 1 has a boarder width than the other portion of each terminal has.

Description

【発明の詳細な説明】DETAILED DESCRIPTION OF THE INVENTION

【0001】[0001]

【発明の属する技術分野】本発明は、電子回路基板の接
続端子構造に関し、特に、光センサー、液晶表示素子な
どを備えたガラスパネルと集積回路基板とを接続する際
に、リード接続用の集積回路ユニットを使用する接続端
子構造に関するものである。
BACKGROUND OF THE INVENTION 1. Field of the Invention The present invention relates to a connection terminal structure for an electronic circuit board, and more particularly, to connecting leads for connecting a glass panel provided with an optical sensor, a liquid crystal display element and the like to an integrated circuit board. The present invention relates to a connection terminal structure using a circuit unit.

【0002】[0002]

【従来の技術】光センサーなどを備えたガラスパネルと
集積回路基板との電気的接続には、シート状の接続用集
積回路ユニット(ICチップなどを、導電性被膜によっ
て樹脂フィルムの上面に形成した金属リード箔にボンデ
ィングしたユニットで、所謂、TAB:Tape Au
tomated Bondingと称する)を使用する
ことが知られているが、このユニットは、樹脂フィルム
の片面のみに導電性被膜を形成した1層の構成である。
そして、この接続用集積回路ユニット(以下、ICユニ
ットと称する)による、ガラスパネルと集積回路基板と
の接続は、実装時の取り扱いにおいて、確実な接続状態
を維持しなければならないため、高い接着強度で接合さ
れなければならない。
2. Description of the Related Art In order to electrically connect a glass panel provided with an optical sensor and the like to an integrated circuit board, a sheet-like integrated circuit unit for connection (IC chip or the like is formed on the upper surface of a resin film by a conductive film. A unit bonded to a metal lead foil, so-called TAB: Tape Au
It is known to use a "bonded bonding", but this unit has a single-layer structure in which a conductive film is formed on only one surface of a resin film.
The connection between the glass panel and the integrated circuit substrate by the connection integrated circuit unit (hereinafter, referred to as an IC unit) must be maintained in a reliable connection state in handling at the time of mounting. Must be joined together.

【0003】この点を、従来例としての、図3、図4に
示す構造において以下に詳述する。図3には、基板(ガ
ラスパネルAおよび集積回路基板B)を、ICユニット
Cで接続した構造の横断面模式図が示されている。ま
た、図4(a)には、基板Aあるいは基板Bの接続端子
構造の平面図が、また、図4(b)には、ICユニット
Cの接続端子構造の平面図が示されている。図におい
て、1は基板Aあるいは基板Bの側の接続端子部、2は
接続端子、3はICユニットC側の接続端子部、4はI
CユニットC側の接続端子、5はシート(接続端子保持
用樹脂フィルム)、6はICユニットのリード部、10
はICチップである。
[0003] This point will be described in detail below with reference to the structure shown in FIGS. 3 and 4 as a conventional example. FIG. 3 is a schematic cross-sectional view of a structure in which substrates (glass panel A and integrated circuit substrate B) are connected by an IC unit C. FIG. 4A is a plan view of the connection terminal structure of the substrate A or B, and FIG. 4B is a plan view of the connection terminal structure of the IC unit C. In the figure, 1 is a connection terminal on the side of the substrate A or B, 2 is a connection terminal, 3 is a connection terminal on the IC unit C side, and 4 is
Connection terminals on the C unit C side, 5 is a sheet (resin film for holding connection terminals), 6 is a lead portion of the IC unit, 10
Is an IC chip.

【0004】そして、図4の各接続端子部1および3に
は、導電性被膜からなる多数の接続端子2と4が一列に
形成されており、互いに各端子は1対1に対応してい
る。これら接続端子2と4(例えば、ガラスパネルAと
ICユニットC、あるいは、回路基板BとICユニット
C)は、その各端子面を重ねた状態で、熱圧着などによ
って、互いに接合することで、所定の強度を保って、電
気的に接続される。
A large number of connection terminals 2 and 4 made of a conductive film are formed in a row on each of the connection terminal portions 1 and 3 in FIG. 4, and the terminals correspond to each other on a one-to-one basis. . The connection terminals 2 and 4 (for example, the glass panel A and the IC unit C, or the circuit board B and the IC unit C) are bonded to each other by thermocompression bonding or the like in a state where their respective terminal surfaces are overlapped. It is electrically connected while maintaining a predetermined strength.

【0005】[0005]

【発明が解決しようとする課題】このような回路基板で
は、 回路基板Aの面積を小さくする; 回路基板Aの接続端子2の数を多くする; などの条件が求められている。
In such a circuit board, conditions such as reducing the area of the circuit board A; and increasing the number of connection terminals 2 of the circuit board A are required.

【0006】しかしながら、これらの条件により、単位
面積当りの接続端子2の面積が増え、その結果、接続端
子2自体の幅、あるいは、隣接する接続端子2相互の間
隔が、ますます狭くなってしまうため、回路基板B、I
CユニットC自体の製造そのものが難しくなるという問
題がある。
However, under these conditions, the area of the connection terminal 2 per unit area increases, and as a result, the width of the connection terminal 2 itself or the distance between adjacent connection terminals 2 becomes smaller. Therefore, the circuit boards B and I
There is a problem that manufacturing of the C unit C itself becomes difficult.

【0007】また、回路基板BとICユニットCとの接
続にも、以下の欠点があった。
[0007] The connection between the circuit board B and the IC unit C also has the following disadvantages.

【0008】接続端子部1と3を接続する際に位置ズ
レが発生すると、隣接端子の間隔が小さくなり、接触不
良や、短絡による不良が発生しやすくなる。
If the connection terminals 1 and 3 are misaligned when they are connected to each other, the distance between the adjacent terminals is reduced, and a contact failure or a failure due to a short circuit is likely to occur.

【0009】接続端子部1と3を接続する際に熱圧着
をするため、ICユニットC側の細い接続端子4に熱ス
トレスがかかり、接続端子4と接続端子保持用樹脂フィ
ルム5との間で、剥離などの不都合が発生しやすくな
る。
[0009] Since thermal compression is performed when connecting the connection terminals 1 and 3, thermal stress is applied to the thin connection terminals 4 on the IC unit C side, and the connection terminals 4 and the resin film 5 for holding connection terminals are subjected to thermal stress. Inconveniences, such as peeling, are likely to occur.

【0010】[発明の目的]本発明によれば、基板(ガ
ラスパネルAあるいは集積回路基板B)の導電性被膜か
ら成る複数の端子線上に絶縁被膜層を形成し、導電性被
膜を絶縁被膜の上下段に振り分けることにより、本発明
は、回路基板の小型化に伴う接続端子の狭小化による接
触不良や、短絡による不良を防止し、熱圧着後の剥離を
防止可能な集積回路やガラスパネル等の回路基板の端子
接続構造を提供することを目的とする。
According to the present invention, according to the present invention, an insulating coating layer is formed on a plurality of terminal wires made of a conductive coating on a substrate (glass panel A or integrated circuit board B), and the conductive coating is formed on the insulating coating. By distributing the circuit board into upper and lower stages, the present invention can prevent contact failure due to narrowing of connection terminals due to miniaturization of a circuit board and failure due to short circuit, and can prevent peeling after thermocompression bonding, an integrated circuit or a glass panel It is an object of the present invention to provide a terminal connection structure for a circuit board.

【0011】[0011]

【課題を解決するための手段】本発明は、上述した課題
を解決するための手段として、基板上に導電性被膜によ
って平面的に形成された複数の接続端子線の束を有する
回路基板において、前記平面的に形成された複数の接続
端子線の束を、接続端子部において基板主面の上下方向
に絶縁層を介して分割し、複数段の接続端子部を形成し
たことを特徴とする回路基板の接続端子構造を提供する
ものである。
According to the present invention, there is provided a circuit board having a plurality of connection terminal wire bundles formed two-dimensionally by a conductive coating on a board. A circuit, wherein a bundle of the plurality of connection terminal wires formed in a plane is divided at connection terminal portions in the vertical direction of the main surface of the substrate via an insulating layer, and a plurality of connection terminal portions are formed. It is intended to provide a connection terminal structure of a substrate.

【0012】また、上記各端子線の先端の接続端子部の
線幅が、その他の部分の線幅より大きく形成されている
ことを特徴とする回路基板の接続端子構造でもある。
[0012] Also, there is provided a connection terminal structure for a circuit board, wherein the line width of the connection terminal portion at the end of each terminal wire is formed larger than the line width of the other portions.

【0013】また、前記複数段の接続端子部の段毎に対
応して、集積回路ユニットの接続端子部を重ね合わせ、
該集積回路ユニットを複数段に接続することを特徴とす
る回路基板の接続端子構造でもある。
[0013] Further, the connection terminal portions of the integrated circuit unit are overlapped in correspondence with each of the plurality of connection terminal portions,
A connection terminal structure of a circuit board, wherein the integrated circuit units are connected in a plurality of stages.

【0014】また、前記複数段の接続端子部は、基板周
辺部から内側に階段状に形成されていることを特徴とす
る回路基板の接続端子構造でもある。
[0014] Further, there is provided a connection terminal structure for a circuit board, wherein the plurality of connection terminal portions are formed stepwise inward from a peripheral portion of the substrate.

【0015】また、前記基板は、電気回路を形成したガ
ラスパネルあるいは集積回路基板であることを特徴とす
る回路基板の接続端子構造でもある。
Further, the substrate is a glass panel on which an electric circuit is formed or an integrated circuit substrate, and also has a connection terminal structure of a circuit substrate.

【0016】また、ガラス基板と集積回路基板とを接続
用の集積回路ユニットにより接続する構造において、そ
れぞれの接続端子部が、前記複数段の接続端子で接続さ
れることを特徴とする回路基板の接続端子構造でもあ
る。
Further, in the structure in which the glass substrate and the integrated circuit board are connected by an integrated circuit unit for connection, each connection terminal portion is connected by the plurality of connection terminals. It is also a connection terminal structure.

【0017】また、前記接続端子部は、基板表面に形成
された接続端子部と、基板裏面の接続端子線が、スルー
ホールを介して表面に回されて接続された接続端子部と
を有し、それぞれの接続端子部が、基板周辺に対して実
質的に平行に複数列に形成されていることを特徴とする
回路基板の接続端子構造でもある。
The connection terminal portion has a connection terminal portion formed on the surface of the substrate and a connection terminal portion formed by connecting a connection terminal wire on the back surface of the substrate to the surface via a through hole. The connection terminal structure of the circuit board is characterized in that the connection terminal portions are formed in a plurality of rows substantially parallel to the periphery of the board.

【0018】また、前記複数段の接続端子部は、それぞ
れの段の接続端子が重ならないように形成したことを特
徴とする回路基板の接続端子構造でもある。
Further, the connection terminal portion of the circuit board is characterized in that the connection terminals of the plurality of stages are formed so that the connection terminals of the respective stages do not overlap.

【0019】このように、本発明では、導電性被膜によ
って基板上に形成された端子部を、これに対応して、同
じく、導電性被膜によって集積回路ユニットのシート面
に形成された端子部に重ね、前記ユニットのシートを前
記基板に接合している集積回路の端子接続構造におい
て、基板の導電性被膜上に絶縁被膜層を形成し、導電性
被膜を絶縁被膜の上下段に振り分けて導電性被膜の端子
部(接続部)の幅/間隔を広げ、複数段設けると共に、
この複数段の端子接続部の段毎に対応して集積回路ユニ
ットの端子接続部を重ね合わせて、集積回路ユニットを
複数段に接続することを特徴とする。
As described above, according to the present invention, the terminal portion formed on the substrate by the conductive film is correspondingly connected to the terminal portion formed on the sheet surface of the integrated circuit unit by the conductive film. In the terminal connection structure of the integrated circuit in which the sheets of the unit are joined to the substrate, an insulating coating layer is formed on the conductive coating on the substrate, and the conductive coating is distributed to the upper and lower layers of the insulating coating. The width / spacing of the terminals (connections) of the coating is increased, and a plurality of steps are provided.
It is characterized in that the integrated circuit units are connected in a plurality of stages by superposing the terminal connected portions of the integrated circuit unit in correspondence with each of the plurality of stages of the terminal connected portions.

【0020】なお、好ましい実施の形態としては、前記
基板は、光センサーなどのガラスパネル又は集積回路基
板であり、前記ユニットは、前記基板に対して他から
の、あるいは相互のリード接続に使用される接続用集積
回路ユニット又は接続用集積回路である。
In a preferred embodiment, the substrate is a glass panel such as an optical sensor or an integrated circuit substrate, and the unit is used for connecting the substrate to another or to connecting leads to each other. Connection integrated circuit unit or connection integrated circuit.

【0021】[作用]本発明によれば、基板(ガラスパ
ネルAあるいは集積回路基板B)の導電性被膜から成る
複数の端子線上に絶縁被膜層を形成し、導電性被膜を絶
縁被膜の上下段に振り分けることにより、接続端子の間
隔や線幅を大きくとることができるため、従来の回路基
板の小型化に伴う接続端子の狭小化による接触不良や、
短絡による不良を防止し、熱圧着後の剥離を防止可能な
集積回路やガラスパネル等の回路基板の端子接続構造を
提供することができる。
According to the present invention, an insulating film layer is formed on a plurality of terminal wires made of a conductive film on a substrate (glass panel A or integrated circuit substrate B), and the conductive film is formed on the upper and lower layers of the insulating film. Since the distance and line width of the connection terminals can be increased by distributing the connection terminals, the contact failure due to the narrowing of the connection terminals due to the miniaturization of the conventional circuit board,
It is possible to provide a terminal connection structure of a circuit board such as an integrated circuit or a glass panel which can prevent a defect due to a short circuit and prevent peeling after thermocompression bonding.

【0022】すなわち、本発明によれば、以下の作用効
果が得られる。
That is, according to the present invention, the following effects can be obtained.

【0023】ガラスパネルとICユニットの接続の
際、接続端子幅、間隔が倍増されるため、接合時の位置
ずれによる非接触や、隣接端子との短絡による不良が減
少する。また、接続端子の幅が増大されるため、接続強
度が増し、後工程の製造段階での剥離不良が減少する。
When the glass panel and the IC unit are connected, the width and the interval of the connection terminals are doubled, so that non-contact due to displacement during bonding and defects due to short-circuit with adjacent terminals are reduced. In addition, since the width of the connection terminal is increased, the connection strength is increased, and the peeling failure at the later manufacturing stage is reduced.

【0024】ICユニットの接続端子が複数段に分割
され、リード線幅、接続端子幅、間隔を倍増できるた
め、熱ストレスによるICユニットの接続端子とシート
面(接続端子保護用樹脂フィルム)との剥離が回避され
る、あるいは減少する。
The connection terminals of the IC unit are divided into a plurality of stages, and the width of the lead wires, the width of the connection terminals, and the interval can be doubled. Peeling is avoided or reduced.

【0025】[0025]

【発明の実施の形態】以下に、本発明の好ましい実施の
形態について具体的に説明する。
DESCRIPTION OF THE PREFERRED EMBODIMENTS Preferred embodiments of the present invention will be specifically described below.

【0026】図1は、本実施形態の接続構造を示す断面
模式図である。また、図2は、各接続端子部の拡大平面
図であり、図2(a)は図1の基板Aの接続端子部であ
り、図2(b)は図1の基板Bの接続端子部であり、図
2(c)は図1の基板Aの接続端子部の他の例である。
FIG. 1 is a schematic sectional view showing the connection structure of the present embodiment. 2 is an enlarged plan view of each connection terminal portion. FIG. 2A is a connection terminal portion of the substrate A of FIG. 1, and FIG. 2B is a connection terminal portion of the substrate B of FIG. FIG. 2C shows another example of the connection terminal portion of the substrate A in FIG.

【0027】図1及び図2(a)において、Aは光セン
サーなどを装備したガラスパネル、1はガラスパネルA
の接続端子部であり、この接続端子部1には、複数の端
子線の束となる導電性被膜9の上に絶縁被膜層7を形成
し、隣接する導電性被膜9a,9bを交互に絶縁被膜7
の上下段に振り分けて2段・2列の接続端子2(2a,
2b)が配列されている。
In FIG. 1 and FIG. 2A, A is a glass panel equipped with an optical sensor and the like, and 1 is a glass panel A
In the connection terminal portion 1, an insulating coating layer 7 is formed on a conductive coating 9 serving as a bundle of a plurality of terminal wires, and adjacent conductive coatings 9a and 9b are alternately insulated. Coating 7
Of the connection terminals 2 (2a, 2a,
2b) are arranged.

【0028】なお、2段2列に限ることはなく、それ以
上の複数段であっても良い。
It should be noted that the present invention is not limited to two rows and two rows, but may be more than two rows.

【0029】また、Bは、ガラスパネルAの接続端子2
a,2bの信号を、ICチップ10を介在させて、コン
トロールする制御側の集積回路基板であり、この集積回
路基板Bは2列の導電性被膜11a,11bを形成して
おり、スルーホール8を介する11bと介さない11a
があり、スルーホール8を介する11bは、基板裏側の
導電性被膜に導通している。
B is the connection terminal 2 of the glass panel A.
The integrated circuit board B is a control-side integrated circuit board for controlling the signals a and 2b with the IC chip 10 interposed therebetween. The integrated circuit board B has two rows of conductive films 11a and 11b, 11b through and 11a without
11b through the through hole 8 is electrically connected to the conductive film on the back side of the substrate.

【0030】また、Cは、ガラスパネルAおよび/ある
いは集積回路基板Bを接続するためのICユニット(こ
の実施の形態においては、両者をブリッジするために使
用されているが、何れか一方と他の集積回路との接続な
どにも採用できる)であり、シートに1層の導電性被膜
を形成したICユニットを2段に重ねて接続している。
Further, C is an IC unit for connecting the glass panel A and / or the integrated circuit board B (in this embodiment, it is used for bridging both, but one of them is connected to the other. It can also be used for connection to an integrated circuit, etc.), in which IC units each having a sheet of a conductive film formed thereon are connected in two layers.

【0031】そしてICユニットCaの接続端子は、ガ
ラスパネルA及び集積回路基板Bの接続端子2aと11
aに接続し、同様にICユニットCbの接続端子は、接
続端子2bと11bに接続している。
The connection terminals of the IC unit Ca are connected to the connection terminals 2a and 11a of the glass panel A and the integrated circuit board B.
a, and the connection terminals of the IC unit Cb are similarly connected to the connection terminals 2b and 11b.

【0032】なお、ICユニットも、2段2列に限るこ
とはなく、それ以上の複数段であっても良い。
The number of IC units is not limited to two and two, but may be more than two.

【0033】図2(a)は、図1のガラス基板Aの接続
端子部の平面模式図であり、ガラスパネルAの導電性被
膜(接続端子線)9は2段に振り分けられ、振り分けら
れた導電性被膜(接続端子線)9a,9bは、絶縁被膜
7の上下で太く形成され、接続端子2も太く形成するこ
とができる。
FIG. 2A is a schematic plan view of the connection terminal portion of the glass substrate A of FIG. 1. The conductive coating (connection terminal line) 9 of the glass panel A is divided into two stages and distributed. The conductive coatings (connection terminal wires) 9a and 9b are formed thicker above and below the insulating coating 7, and the connection terminals 2 can also be formed thicker.

【0034】図2(b)は、回路基板Bの接続端子部の
平面模式図であり、スルーホール8を介して基板裏側の
配線に接続する接続端子11bと基板表側の配線に接続
する接続端子11aとに分けて、基板表面において、2
列に形成することにより、各接続端子の幅と間隔を大き
くとれるようにしてある。
FIG. 2B is a schematic plan view of the connection terminal portion of the circuit board B. The connection terminal 11b connects to the wiring on the back side of the board through the through hole 8 and the connection terminal connects to the wiring on the front side of the board. 11a, and on the substrate surface, 2
By forming them in rows, the width and spacing of each connection terminal can be increased.

【0035】[他の実施形態]また、図2(a)の例で
は、絶縁被膜7上の導電性被膜9aと絶縁被膜7下の導
電性被膜9bが上面視で重なる形態にしているが、図2
(c)に示す実施の形態は、絶縁被膜7上の導電性被膜
9aと絶縁被膜7下の導電性被膜9bが上面視で重なら
ない形態にしてあり、これにより、絶縁被膜の破壊時の
ショートの防止や、不要な容量の形成の防止ができる。
[Other Embodiments] In the example of FIG. 2A, the conductive film 9a on the insulating film 7 and the conductive film 9b under the insulating film 7 are overlapped in a top view. FIG.
In the embodiment shown in (c), the conductive film 9a on the insulating film 7 and the conductive film 9b under the insulating film 7 are not overlapped in a top view, thereby providing a short circuit when the insulating film is broken. And formation of unnecessary capacitance can be prevented.

【0036】なお、上述の実施の形態では、集積回路基
板B側の接続端子11bはスルーホール8を通して、基
板の反対側の導電性被膜に導通させているが、スルーホ
ール8を通さずに、図2(a)に示すガラスパネルA側
と同様に導電性被膜9の上に絶縁被膜層7を形成し、隣
接する導電性被膜からなる端子線を交互に絶縁被膜7の
上下段に振り分けて2段・2列の接続端子11に形成し
ても、もちろん良い。
In the above-described embodiment, the connection terminal 11b on the integrated circuit board B is electrically connected to the conductive film on the opposite side of the board through the through-hole 8, but without passing through the through-hole 8. An insulating coating layer 7 is formed on the conductive coating 9 similarly to the glass panel A side shown in FIG. 2A, and terminal wires made of the adjacent conductive coating are alternately distributed to the upper and lower stages of the insulating coating 7. Of course, the connection terminals 11 may be formed in two stages and two rows.

【0037】本実施形態によれば、ガラスパネルAの導
電性被膜9の縁部において、導電性被膜9の上に絶縁被
膜層7を形成し、隣接する導電性被膜を交互に絶縁被膜
7の上下段に振り分けて2段・2列の接続端子2を配列
した結果、従来の導電性被膜幅、間隔で接続端子2の
幅、間隔を従来より倍増できる。
According to this embodiment, the insulating coating layer 7 is formed on the conductive coating 9 at the edge of the conductive coating 9 of the glass panel A, and the adjacent conductive coatings are alternately formed on the insulating coating 7. As a result of arranging the connection terminals 2 in two rows and two rows by dividing the connection terminals into upper and lower stages, the width and interval of the connection terminals 2 can be doubled by the conventional conductive film width and interval.

【0038】[0038]

【発明の効果】以上説明したように、本発明によれば、
以下の効果がある。
As described above, according to the present invention,
The following effects are obtained.

【0039】ガラスパネルとICユニットの接続の
際、接続端子幅、間隔が増大されるため、接合時の位置
ずれによる非接触や、隣接端子との短絡による不良が減
少する。また、接続端子幅が増大されるため、接続強度
が増し、後工程の製造段階での剥離不良が減少する。
When the glass panel is connected to the IC unit, the connection terminal width and the interval are increased, so that non-contact due to displacement during bonding and defects due to short-circuit with adjacent terminals are reduced. In addition, since the connection terminal width is increased, the connection strength is increased, and peeling failure in a later manufacturing stage is reduced.

【0040】ICユニットが複数段に分割され、リー
ド線幅、接続端子幅、間隔を増大できるため、熱ストレ
スによるICユニットの接続端子とシート面(接続端子
保護用樹脂フィルム)との剥離が回避される、あるいは
減少する。
Since the IC unit is divided into a plurality of stages and the lead wire width, the connection terminal width, and the interval can be increased, peeling of the connection terminals of the IC unit from the sheet surface (the resin film for protecting the connection terminals) due to thermal stress is avoided. Or decrease.

【図面の簡単な説明】[Brief description of the drawings]

【図1】本発明のガラスパネルと回路基板をICユニッ
トで接続した断面模式図である。
FIG. 1 is a schematic sectional view in which a glass panel of the present invention and a circuit board are connected by an IC unit.

【図2】本発明のガラスパネルAの接続端子部を示す平
面図(a)、及び本発明の回路基板Bの接続端子部を示
す平面図(b)、及び本発明の別の実施形態を示すガラ
スパネルAの導電性被膜部(接続端子部)の平面図
(c)である。
FIG. 2 is a plan view (a) showing a connection terminal portion of a glass panel A of the present invention, a plan view (b) showing a connection terminal portion of a circuit board B of the present invention, and another embodiment of the present invention. It is a top view (c) of the conductive coat part (connection terminal part) of the glass panel A shown.

【図3】従来のガラスパネルと回路基板をICユニット
で接続した構造を示す断面模式図である。
FIG. 3 is a schematic cross-sectional view showing a structure in which a conventional glass panel and a circuit board are connected by an IC unit.

【図4】従来のガラスパネルと回路基板の接続端子部の
図(a)、及び従来のICユニットの接続端子部の図
(b)である。
4A is a diagram of a connection terminal portion of a conventional glass panel and a circuit board, and FIG. 4B is a diagram of a connection terminal portion of a conventional IC unit.

【符号の説明】[Explanation of symbols]

A ガラスパネル B 回路基板 C ICユニット 1 接続端子部(ガラスパネル又は回路基板の) 2 接続端子(ガラスパネル又は回路基板の) 3 接続端子部(ICユニットの) 4 接続端子(ICユニットの) 5 シート(ICユニットの接続端子保持用樹脂フィ
ルム) 6 リード部(ICユニットの) 7 絶縁被膜(ガラスパネルの) 8 スルーホール 9 導電性被膜(接続端子線) 10 ICチップ 11 接続端子(回路基板の)
A Glass panel B Circuit board C IC unit 1 Connection terminal (of glass panel or circuit board) 2 Connection terminal (of glass panel or circuit board) 3 Connection terminal (of IC unit) 4 Connection terminal (of IC unit) 5 Sheet (resin film for holding connection terminals of IC unit) 6 Lead portion (of IC unit) 7 Insulation coating (of glass panel) 8 Through hole 9 Conductive coating (connection terminal wire) 10 IC chip 11 Connection terminal (of circuit board )

Claims (8)

【特許請求の範囲】[Claims] 【請求項1】 基板上に導電性被膜によって平面的に形
成された複数の接続端子線の束を有する回路基板におい
て、 前記平面的に形成された複数の接続端子線の束を、接続
端子部において基板主面の上下方向に絶縁層を介して分
割し、複数段の接続端子部を形成したことを特徴とする
回路基板の接続端子構造。
1. A circuit board having a plurality of connection terminal line bundles formed two-dimensionally by a conductive film on a substrate, wherein the plurality of two-dimensionally formed connection terminal line bundles are connected to a connection terminal part. 3. A connection terminal structure for a circuit board according to claim 1, wherein a plurality of connection terminal portions are formed by dividing the main surface of the substrate up and down through an insulating layer.
【請求項2】 上記各端子線の先端の接続端子部の線幅
が、その他の部分の線幅より大きく形成されていること
を特徴とする請求項1記載の回路基板の接続端子構造。
2. The connection terminal structure for a circuit board according to claim 1, wherein the line width of the connection terminal portion at the end of each of the terminal wires is formed larger than the line width of the other portions.
【請求項3】 前記複数段の接続端子部の段毎に対応し
て、集積回路ユニットの接続端子部を重ね合わせ、該集
積回路ユニットを複数段に接続することを特徴とする請
求項1記載の回路基板の接続端子構造。
3. The integrated circuit unit according to claim 1, wherein the connection terminal portions of the integrated circuit unit are overlapped with each other for each of the plurality of connection terminal portions, and the integrated circuit units are connected in a plurality of stages. Terminal structure of circuit board.
【請求項4】 前記複数段の接続端子部は、基板周辺部
から内側に階段状に形成されていることを特徴とする請
求項1記載の回路基板の接続端子構造。
4. The connection terminal structure for a circuit board according to claim 1, wherein the plurality of connection terminal portions are formed in a stepped shape inside from a peripheral portion of the substrate.
【請求項5】 前記基板は、電気回路を形成したガラス
パネルあるいは集積回路基板であることを特徴とする請
求項1記載の回路基板の接続端子構造。
5. The connection terminal structure for a circuit board according to claim 1, wherein the board is a glass panel on which an electric circuit is formed or an integrated circuit board.
【請求項6】 電気回路を形成したガラス基板と集積回
路基板とを接続用の集積回路ユニットにより電気的に接
続する構造において、それぞれの接続端子部が前記複数
段の接続端子で接続されることを特徴とする請求項1記
載の回路基板の接続端子構造。
6. A structure in which a glass substrate on which an electric circuit is formed and an integrated circuit substrate are electrically connected by an integrated circuit unit for connection, wherein respective connection terminal portions are connected by the plurality of connection terminals. The connection terminal structure for a circuit board according to claim 1, wherein:
【請求項7】 前記接続端子部は、基板表面に形成され
た接続端子部と、基板裏面の接続端子線が、スルーホー
ルを介して表面に回されて接続された接続端子部とを有
し、それぞれの接続端子部が、基板周辺に対して実質的
に平行に複数列に形成されていることを特徴とする請求
項1記載の回路基板の接続端子構造。
7. The connection terminal portion has a connection terminal portion formed on the surface of the substrate, and a connection terminal portion formed by connecting a connection terminal line on the back surface of the substrate to the surface via a through hole. 2. The connection terminal structure for a circuit board according to claim 1, wherein the connection terminal portions are formed in a plurality of rows substantially parallel to the periphery of the board.
【請求項8】 前記複数段の接続端子部は、それぞれの
段の接続端子が重ならないように形成したことを特徴と
する請求項1記載の回路基板の接続端子構造。
8. The connection terminal structure for a circuit board according to claim 1, wherein the connection terminals of the plurality of stages are formed so that the connection terminals of the respective stages do not overlap.
JP8148498A 1998-03-27 1998-03-27 Connecting terminal structure of circuit board Pending JPH11284302A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP8148498A JPH11284302A (en) 1998-03-27 1998-03-27 Connecting terminal structure of circuit board

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP8148498A JPH11284302A (en) 1998-03-27 1998-03-27 Connecting terminal structure of circuit board

Publications (1)

Publication Number Publication Date
JPH11284302A true JPH11284302A (en) 1999-10-15

Family

ID=13747688

Family Applications (1)

Application Number Title Priority Date Filing Date
JP8148498A Pending JPH11284302A (en) 1998-03-27 1998-03-27 Connecting terminal structure of circuit board

Country Status (1)

Country Link
JP (1) JPH11284302A (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2006235056A (en) * 2005-02-23 2006-09-07 Kofu Casio Co Ltd Liquid crystal display element

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2006235056A (en) * 2005-02-23 2006-09-07 Kofu Casio Co Ltd Liquid crystal display element

Similar Documents

Publication Publication Date Title
US6501157B1 (en) Substrate for accepting wire bonded or flip-chip components
KR100321883B1 (en) Structure and method of mounting semiconductor device and liquid crystal display device
US7087987B2 (en) Tape circuit substrate and semiconductor chip package using the same
US20050156295A1 (en) Routing element for use in semiconductor device assemblies
US4843191A (en) Interconnection technique using dielectric layers
TWI287822B (en) Film substrate and its manufacturing method
JPH04361563A (en) Integrated circuit package
KR100413027B1 (en) Tape carrier package and manufacturing method for the same
US6339247B1 (en) Structure for mounting a semiconductor device on a liquid crystal display, and semiconductor device
JP2005070360A (en) Electric circuit board
JPH11284302A (en) Connecting terminal structure of circuit board
JP3450590B2 (en) Terminal connection structure of integrated circuit
JPH0143474B2 (en)
JP2803699B2 (en) IC chip mounting structure
JPS63244747A (en) Resin sealed integrated circuit device and manufacture thereof
JP2714103B2 (en) Circuit wiring board device
JP3696418B2 (en) Electrical component inspection socket
JP3987288B2 (en) Semiconductor element mounting structure and liquid crystal display device
JPH05152703A (en) Hybrid integrated circuit device
JP2009194058A (en) Electric connection device
JPH0119166Y2 (en)
JP2862081B2 (en) IC chip mounting structure
JP2001284415A (en) Structure and method for mounting semiconductor element and liquid crystal display device
JPS62246745A (en) Thermal head
JPH0444252A (en) Wiring board