JPH11163491A - Method of mounting structure for multiple terminal sub-module - Google Patents

Method of mounting structure for multiple terminal sub-module

Info

Publication number
JPH11163491A
JPH11163491A JP32627797A JP32627797A JPH11163491A JP H11163491 A JPH11163491 A JP H11163491A JP 32627797 A JP32627797 A JP 32627797A JP 32627797 A JP32627797 A JP 32627797A JP H11163491 A JPH11163491 A JP H11163491A
Authority
JP
Japan
Prior art keywords
module
board
daughter board
sub
terminal
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP32627797A
Other languages
Japanese (ja)
Inventor
Katsuhiko Fujiwara
雄彦 藤原
Masao Sasajima
正夫 笹島
Naoaki Yamanaka
直明 山中
Tomoaki Kawamura
智明 川村
Katsumi Kaizu
勝美 海津
Akio Harada
昭男 原田
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Nippon Telegraph and Telephone Corp
Oki Electric Industry Co Ltd
Original Assignee
Nippon Telegraph and Telephone Corp
Oki Electric Industry Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Nippon Telegraph and Telephone Corp, Oki Electric Industry Co Ltd filed Critical Nippon Telegraph and Telephone Corp
Priority to JP32627797A priority Critical patent/JPH11163491A/en
Publication of JPH11163491A publication Critical patent/JPH11163491A/en
Pending legal-status Critical Current

Links

Abstract

PROBLEM TO BE SOLVED: To realize reduction in the number of multiple layers and prevent increase in cost by providing a structure capable of reducing the amount of wiring at a pad part and a signal path. SOLUTION: A sub-module 11 with a signal communication part for communicating with a daughter board 12 thereon is mounted on the daughter board 12 through an inter-board multiple terminal connector 15 and 16. In this case, the inter-board multiple terminal connector 15 for an input signal from the daughter board 12 and the inter-board multiple terminal connector 16 for an output signal to the daughter board 12 are mounted with a component mounting region 17 of the sub-module 11 sandwiched inbetween.

Description

【発明の詳細な説明】DETAILED DESCRIPTION OF THE INVENTION

【0001】[0001]

【発明の属する技術分野】本発明は、ドータボードとの
信号伝達を行う部品を搭載したサブモジュールを基板間
多端子コネクタを用いてドータボードに実装する多端子
サブモジュールの実装構成方法に関する。
BACKGROUND OF THE INVENTION 1. Field of the Invention The present invention relates to a mounting method of a multi-terminal sub-module for mounting a sub-module on which components for transmitting signals to and from a daughter board are mounted on the daughter board by using a multi-terminal connector between boards.

【0002】[0002]

【従来の技術】図4はこの種の多端子サブモジュールの
実装構成方法の従来例を示す平面図、図5は同側面図で
ある。図において、1はサブモジュールであり、2は該
サブモジュール1を実装するドータボードである。
2. Description of the Related Art FIG. 4 is a plan view showing a conventional example of a mounting method of such a multi-terminal submodule, and FIG. 5 is a side view thereof. In the figure, reference numeral 1 denotes a submodule, and 2 denotes a daughter board on which the submodule 1 is mounted.

【0003】3はサブモジュール1に搭載された部品、
4はドータボード2に搭載された部品であり、ここでは
部品3としてLSI、部品4としてICが示してある。
ここで、ドータボード2とサブモジュール1の2階建て
構造において、高さ方向の制限がある場合や多チャンネ
ルかつ高速信号伝達を必要とする場合、両基板間にドー
タボード2からの信号入力用及びドータボード2への信
号出力用が一体化した連結型の基板間多端子コネクタ5
を実装し、さらにサブモジュール1とドータボード2に
搭載された部品3,4同士の干渉が発生しないように、
サブモジュール1の四隅にネジ用穴6を設け、支柱(ポ
スト)7をネジ8により固定する等して2階建て実装を
実現していた。
[0003] 3 is a component mounted on the sub-module 1,
Reference numeral 4 denotes a component mounted on the daughter board 2. Here, the component 3 is an LSI, and the component 4 is an IC.
Here, in the two-story structure of the daughter board 2 and the submodule 1, when there is a restriction in the height direction or when multi-channel and high-speed signal transmission is required, a signal input from the daughter board 2 and a daughter board Connection type multi-terminal multi-terminal connector 5 with integrated signal output to 2
So that the components 3 and 4 mounted on the sub-module 1 and the daughter board 2 do not interfere with each other.
Screw holes 6 are provided at the four corners of the sub-module 1, and posts (posts) 7 are fixed with screws 8 to realize a two-story mounting.

【0004】[0004]

【発明が解決しようとする課題】しかしながら、上述し
た従来の方法では、基板間多端子コネクタにドータボー
ドからの信号入力用及びドータボードへの信号出力用が
一体化した連結型が使用されると、入力用と出力用の多
端子コネクタが近接しているため、コネクタリードが搭
載されるパッド部からの引き出し配線が困難になり、こ
の部分が原因で多端子サブモジュールの基板が多層化
し、コストアップにつながるという問題があった。
However, in the above-described conventional method, when a connection type in which a signal input from a daughter board and a signal output to a daughter board are integrated with a multi-terminal connector between boards is used, Since the multi-terminal connector for power and output is close to each other, it is difficult to draw out wiring from the pad where the connector leads are mounted, and this part causes the multi-terminal sub-module board to be multi-layered, increasing costs. There was a problem of being connected.

【0005】また、信号伝達の経路一例として、ドータ
ボードからの信号はサブモジュール左側領域にある基板
間多端子コネクタを通過して、サブモジュールの右側領
域に搭載された部品に入力され、さらにその出力信号は
再度左側領域の基板間多端子コネクタを通過してドータ
ボード上にインターフェースされる。この際、サブモジ
ュール上においては、信号経路が往復/迂回するため、
多端子サブモジュールの基板の配線量が増加し、これも
また基板の多層化を引き起こし、コストアップにつなが
るという問題があった。
As an example of a signal transmission path, a signal from a daughter board passes through a multi-terminal connector between boards in a left area of a sub-module, is input to a component mounted in a right area of the sub-module, and is further output. The signals again pass through the board-to-board multi-terminal connector in the left area and are interfaced on the daughter board. At this time, on the sub-module, since the signal path goes back and forth / bypass,
The amount of wiring on the substrate of the multi-terminal submodule increases, which also causes a problem of multi-layering of the substrate, leading to an increase in cost.

【0006】本発明は、以上の問題点に鑑み、基板間多
端子コネクタの引き出し配線および信号経路の配線量を
軽減する構成を得て、基板の多層化を防止し、コスト低
減を実現することを目的とする。
SUMMARY OF THE INVENTION In view of the above problems, the present invention provides a configuration for reducing the amount of lead-out wiring and signal paths for a multi-terminal connector between boards, thereby preventing multilayering of boards and realizing cost reduction. With the goal.

【0007】[0007]

【課題を解決するための手段】上記目的を達成するた
め、本発明は、基板間多端子コネクタの引き出し配線を
半減させるとともに、信号経路を片道とするようにす
る。すなわち、本発明は、部品と入力用および出力用の
基板間多端子コネクタを実装した多端子サブモジュール
をドータボードに実装して成る電子回路装置の前記多端
子サブモジュールの実装構成方法において、前記入力用
の基板間多端子コネクタと出力用の基板間多端子コネク
タを部品搭載領域を挟んで実装することを特徴とする。
In order to achieve the above-mentioned object, the present invention reduces the number of lead-out wires of a multi-terminal connector between boards by half and makes the signal path one-way. That is, the present invention relates to a method for mounting and configuring the multi-terminal sub-module of an electronic circuit device comprising a multi-terminal sub-module on which a component and a multi-terminal connector for input and output between boards are mounted on a daughter board. And a multi-terminal connector between boards for output and a multi-terminal connector between boards for output are mounted with the component mounting area interposed therebetween.

【0008】なお、このとき、前記ドータボードからの
信号伝達が必要な部品は、前記基板間多端子コネクタに
挟まれた部品搭載領域に実装し、前記多端子サブモジュ
ール内のみで信号伝達を行う部品は、前記部品搭載領域
外の領域に実装する方法もある。
[0008] At this time, the components that require signal transmission from the daughter board are mounted in the component mounting area sandwiched between the multi-terminal connectors between boards, and the components that transmit signals only within the multi-terminal sub-module. May be mounted in an area outside the component mounting area.

【0009】[0009]

【発明の実施の形態】以下に本発明の実施の形態を説明
する。図1は本発明の第1の実施の形態を示す平面図、
図2は同側面図である。図において、11はサブモジュ
ールであり、12は該サブモジュール11を実装するド
ータボードである。
Embodiments of the present invention will be described below. FIG. 1 is a plan view showing a first embodiment of the present invention,
FIG. 2 is a side view of the same. In the figure, reference numeral 11 denotes a sub-module, and reference numeral 12 denotes a daughter board on which the sub-module 11 is mounted.

【0010】13はサブモジュール11に搭載された部
品としてのLSI、14はドータボード12に搭載され
た部品としてのICである。15は入力用の基板間多端
子コネクタ、16は出力用の基板間多端子コネクタであ
り、該基板間多端子コネクタ15,16はサブモジュー
ル11の部品搭載領域17を挟んで実装してある。な
お、本実施の形態では、基板間多端子コネクタ15,1
6の実装位置が部品搭載領域17の左側と右側となてい
るが、部品搭載領域17を挟んだ上側と下側でも良い。
Reference numeral 13 denotes an LSI as a component mounted on the submodule 11, and reference numeral 14 denotes an IC as a component mounted on the daughter board 12. Reference numeral 15 denotes an input-to-board multi-terminal connector, and reference numeral 16 denotes an output-to-board multi-terminal connector. The inter-board multi-terminal connectors 15 and 16 are mounted with the component mounting area 17 of the submodule 11 interposed therebetween. In the present embodiment, the board-to-board multi-terminal connector 15, 1
The mounting position of 6 is on the left and right sides of the component mounting area 17, but may be on the upper and lower sides of the component mounting area 17.

【0011】以上の構成により、ドータボード12上に
サブモジュール11を実装する際は、基板間多端子コネ
クタ15の上下、基板間多端子コネクタ16の上下をそ
れぞれ嵌合させた後、上下の基板に搭載された部品1
3,14同士の干渉が発生しないように、前記基板間多
端子コネクタ15,16の近傍に設けたネジ用穴18に
ネジ19を入れ、支柱(ポスト)20を固定して2階建
て実装する。
With the above configuration, when mounting the submodule 11 on the daughter board 12, the upper and lower sides of the inter-board multi-terminal connector 15 and the upper and lower sides of the inter-board multi-terminal connector 16 are respectively fitted, and then the upper and lower boards are mounted on the upper and lower boards. Mounted parts 1
A screw 19 is inserted into a screw hole 18 provided in the vicinity of the board-to-board multi-terminal connectors 15 and 16 so that interference between the boards 3 and 14 does not occur, and a support (post) 20 is fixed and mounted in two stories. .

【0012】以上の構成の本実施の形態は以下の如く作
用する。まず、ドータボード12のIC14からの信号
は基板間多端子コネクタ15を経由して、サブモジュー
ル11のLSI13に入力し、同LSI13からの信号
は基板間多端子コネクタ16を経由して、前記IC14
へ入力する。これにより、信号経路は片道ですみ、配線
量は最大1/2に軽減される。
The present embodiment having the above configuration operates as follows. First, a signal from the IC 14 of the daughter board 12 is input to the LSI 13 of the submodule 11 via the inter-board multi-terminal connector 15, and a signal from the LSI 13 is input to the IC 14 via the inter-board multi-terminal connector 16.
Enter As a result, the signal path is one-way, and the amount of wiring is reduced to half at the maximum.

【0013】図3は本発明の第2の実施の形態を示す平
面図である。なお、第1の実施の形態と同様の構成は説
明を省略し、符号も同一のものを使用する。本実施の形
態においては、ドータボード12からの信号伝達が必要
な部品−ここではLSI13は、基板間多端子コネクタ
15と16に挟まれた部品搭載領域17に実装し、サブ
モジュール内のみで信号伝達を行う部品は、前記部品搭
載領域17外の領域21に実装する。
FIG. 3 is a plan view showing a second embodiment of the present invention. The description of the same configuration as that of the first embodiment is omitted, and the same reference numerals are used. In the present embodiment, components requiring signal transmission from daughter board 12-here, LSI 13 is mounted in component mounting area 17 sandwiched between multi-terminal connectors 15 and 16 between boards, and signal transmission is performed only within the submodule. Are mounted in an area 21 outside the component mounting area 17.

【0014】以上の構成の第2の実施の形態によれば、
将来的に高集積LSI(総合LSI等)の開発やプリン
ト回路基板の高密度配線技術の確立がなされ、基板面積
が縮小された場合でも、基板間多端子コネクタ間の相互
寸法(インターフェース条件)を守れば、領域21のみ
を削除することによって、容易に小型化が実現可能とな
り、コスト低減が図れる。
According to the second embodiment having the above configuration,
Even if the development of highly integrated LSI (such as integrated LSI) and the development of high-density wiring technology for printed circuit boards are made in the future and the board area is reduced, the mutual dimensions (interface conditions) between the multi-terminal connectors between boards will be reduced. If it does, the size can be easily reduced by deleting only the area 21, and the cost can be reduced.

【0015】さらに、第2の実施の形態によれば、基板
間多端子コネクタの実装位置を全く変えずに小型化出来
るため、一度作成したモジュール用の検査装置,治具類
が全て流用できることから、装置全体として大幅なコス
ト低減が可能となる。
Furthermore, according to the second embodiment, since the mounting position of the multi-terminal connector between boards can be reduced without changing at all, the inspection device and jig for the module once made can be diverted. Thus, the cost of the entire apparatus can be significantly reduced.

【0016】[0016]

【発明の効果】以上詳細に説明した如く、本発明によれ
ば、ドータボードとの信号伝達を行う部品を搭載したサ
ブモジュールを基板間多端子コネクタを用いてドータボ
ードに実装する多端子サブモジュールの実装構成方法に
おいて、前記ドータボードからの信号入力用の基板間多
端子コネクタとドータボードへの信号出力用の基板間多
端子コネクタをサブモジュールの部品搭載領域を挟んで
実装するので、基板間多端子コネクタの引き出し配線を
半減できるとともに、信号経路を片道とすることができ
る。
As described above in detail, according to the present invention, a multi-terminal sub-module for mounting a sub-module on which components for transmitting signals to and from a daughter board are mounted on the daughter board using a multi-terminal connector between boards. In the configuration method, the board-to-board multi-terminal connector for signal input from the daughter board and the board-to-board multi-terminal connector for signal output to the daughter board are mounted with the component mounting area of the submodule interposed therebetween. The number of lead wires can be reduced by half, and the signal path can be made one way.

【0017】これにより、パッド部および信号経路の配
線量を軽減することが可能となり、基板の多層化を防止
し、コスト低減を実現するという効果がある。また、こ
のとき、前記ドータボードからの信号伝達が必要な部品
は、前記基板間多端子コネクタに挟まれた部品搭載領域
に実装し、前記サブモジュール内のみで信号伝達を行う
部品は、前記部品搭載領域外の領域に実装すれば、基板
面積が縮小された場合、容易に小型化が実現可能とな
り、コスト低減が図れるという効果がある。
As a result, it is possible to reduce the amount of wiring of the pad portion and the signal path, thereby preventing the multilayer structure of the substrate and realizing a cost reduction. Also, at this time, components that require signal transmission from the daughter board are mounted in a component mounting area sandwiched between the board-to-substrate multi-terminal connectors, and components that perform signal transmission only within the submodule are the component mounting components. By mounting in a region outside the region, when the substrate area is reduced, size reduction can be easily realized, and there is an effect that cost can be reduced.

【0018】さらに、基板間多端子コネクタの実装位置
を全く変えずに小型化出来るため、一度作成したモジュ
ール用の検査装置,治具類が全て流用できることから、
装置全体として大幅なコスト低減が可能となるという効
果を奏する。
Furthermore, since the size of the module can be reduced without changing the mounting position of the board-to-board multi-terminal connector at all, the module inspection device and jigs once created can be diverted.
This has the effect of enabling a significant cost reduction of the entire apparatus.

【図面の簡単な説明】[Brief description of the drawings]

【図1】本発明の第1の実施の形態を示す平面図であ
る。
FIG. 1 is a plan view showing a first embodiment of the present invention.

【図2】本発明の第1の実施の形態を示す側面図であ
る。
FIG. 2 is a side view showing the first embodiment of the present invention.

【図3】本発明の第2の実施の形態を示す平面図であ
る。
FIG. 3 is a plan view showing a second embodiment of the present invention.

【図4】従来例を示す平面図である。FIG. 4 is a plan view showing a conventional example.

【図5】従来例を示す側面図である。FIG. 5 is a side view showing a conventional example.

【符号の説明】[Explanation of symbols]

11 サブモジュール 12 ドータボード 13 LSI 14 IC 15,16 基板間多端子コネクタ 11 Sub-module 12 Daughter board 13 LSI 14 IC 15, 16 Multi-terminal connector between boards

───────────────────────────────────────────────────── フロントページの続き (72)発明者 山中 直明 東京都新宿区西新宿三丁目19番2号 日本 電信電話株式会社内 (72)発明者 川村 智明 東京都新宿区西新宿三丁目19番2号 日本 電信電話株式会社内 (72)発明者 海津 勝美 東京都新宿区西新宿三丁目19番2号 日本 電信電話株式会社内 (72)発明者 原田 昭男 東京都新宿区西新宿三丁目19番2号 日本 電信電話株式会社内 ──────────────────────────────────────────────────続 き Continued on the front page (72) Inventor Naoaki Yamanaka 3-19-2 Nishishinjuku, Shinjuku-ku, Tokyo Japan Telegraph and Telephone Corporation (72) Inventor Tomoaki Kawamura 3-192-1, Nishishinjuku, Shinjuku-ku, Tokyo No. Within Nippon Telegraph and Telephone Corporation (72) Katsumi Kaizu 3-19-2 Nishi Shinjuku, Shinjuku-ku, Tokyo Japan Within (72) Inventor Akio Harada 3-192 Nishi Shinjuku, Shinjuku-ku, Tokyo No. Japan Telegraph and Telephone Corporation

Claims (2)

【特許請求の範囲】[Claims] 【請求項1】 ドータボードとの信号伝達を行う部品を
搭載したサブモジュールを基板間多端子コネクタを用い
てドータボードに実装する多端子サブモジュールの実装
構成方法において、 前記ドータボードからの信号入力用の基板間多端子コネ
クタとドータボードへの信号出力用の基板間多端子コネ
クタをサブモジュールの部品搭載領域を挟んで実装する
ことを特徴とする多端子サブモジュールの実装構成方
法。
1. A method of mounting and configuring a multi-terminal sub-module in which a sub-module on which components for transmitting a signal to a daughter board are mounted is mounted on the daughter board using a multi-terminal connector between boards. A method of mounting and mounting a multi-terminal submodule, comprising: mounting a multi-terminal connector between boards and a multi-terminal connector between boards for signal output to a daughter board with a component mounting area of the submodule sandwiched therebetween.
【請求項2】 請求項1記載の多端子サブモジュールの
実装構成方法において、 前記ドータボードからの信号伝達が必要な部品は、前記
基板間多端子コネクタに挟まれた部品搭載領域に実装
し、 前記サブモジュール内のみで信号伝達を行う部品は、前
記部品搭載領域外の領域に実装することを特徴とする多
端子サブモジュールの実装構成方法。
2. The method for mounting and configuring a multi-terminal sub-module according to claim 1, wherein the component requiring signal transmission from the daughter board is mounted in a component mounting area sandwiched between the multi-terminal connectors between boards. A component mounting method for a multi-terminal sub-module, wherein the component that transmits signals only within the sub-module is mounted in an area outside the component mounting area.
JP32627797A 1997-11-27 1997-11-27 Method of mounting structure for multiple terminal sub-module Pending JPH11163491A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP32627797A JPH11163491A (en) 1997-11-27 1997-11-27 Method of mounting structure for multiple terminal sub-module

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP32627797A JPH11163491A (en) 1997-11-27 1997-11-27 Method of mounting structure for multiple terminal sub-module

Publications (1)

Publication Number Publication Date
JPH11163491A true JPH11163491A (en) 1999-06-18

Family

ID=18185975

Family Applications (1)

Application Number Title Priority Date Filing Date
JP32627797A Pending JPH11163491A (en) 1997-11-27 1997-11-27 Method of mounting structure for multiple terminal sub-module

Country Status (1)

Country Link
JP (1) JPH11163491A (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN103308869A (en) * 2013-07-15 2013-09-18 国网智能电网研究院 Test method for starting of modular multi-level multi-terminal flexible direct-current transmission system

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN103308869A (en) * 2013-07-15 2013-09-18 国网智能电网研究院 Test method for starting of modular multi-level multi-terminal flexible direct-current transmission system

Similar Documents

Publication Publication Date Title
US7667974B2 (en) Module and mounted structure using the same
JPH0679990A (en) Ic memory card
US6791165B2 (en) Device for shielding transmission lines from ground or power supply
US6046653A (en) Printed circuit board unit with a wiring line providing termination resistance
US20090032921A1 (en) Printed wiring board structure and electronic apparatus
JPH11177278A (en) Optical transmission/reception module with logic function
EP1531655B1 (en) Electronic module with removable circuitry and method for making
JP4444335B2 (en) Power semiconductor device
JPH05198732A (en) Method and device for changing function of integrated circuit module
US6362973B1 (en) Multilayer printed circuit board with placebo vias for controlling interconnect skew
JPH11163491A (en) Method of mounting structure for multiple terminal sub-module
US6108228A (en) Quad in-line memory module
US4120041A (en) Semiconductor device for use in an electronic apparatus having a plurality of circuit boards
JP2637797B2 (en) Multilayer printed circuit board for radio equipment
JPH11186492A (en) Semiconductor package and its mounting structure
KR930018710A (en) Balanced Circuit to Reduce Fluid Noise in External Chip Interconnects
JP3166721B2 (en) Stack structure of stacked semiconductor device
US6809260B1 (en) Apparatus and method for an integrated high-performance electrical interconnect
JP3434805B2 (en) Semiconductor device and wiring board for mounting
JP2002042926A (en) Layered electronic circuit package structure
JP4258168B2 (en) Motherboard
JPS60250796A (en) Communication circuit apparatus containing device
JP4263777B2 (en) Optical transceiver
JPH098462A (en) Multilayer printed-wiring board module
JPS61207093A (en) Mounting of ceramic module

Legal Events

Date Code Title Description
A521 Written amendment

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 19971203

A621 Written request for application examination

Free format text: JAPANESE INTERMEDIATE CODE: A621

Effective date: 20010130

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20050215

A521 Written amendment

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20050415

A02 Decision of refusal

Free format text: JAPANESE INTERMEDIATE CODE: A02

Effective date: 20050621

A521 Written amendment

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20050812

A521 Written amendment

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20050810

A911 Transfer of reconsideration by examiner before appeal (zenchi)

Free format text: JAPANESE INTERMEDIATE CODE: A911

Effective date: 20050907

A912 Removal of reconsideration by examiner before appeal (zenchi)

Free format text: JAPANESE INTERMEDIATE CODE: A912

Effective date: 20051007