JPH11154045A5 - - Google Patents
Info
- Publication number
- JPH11154045A5 JPH11154045A5 JP1998239845A JP23984598A JPH11154045A5 JP H11154045 A5 JPH11154045 A5 JP H11154045A5 JP 1998239845 A JP1998239845 A JP 1998239845A JP 23984598 A JP23984598 A JP 23984598A JP H11154045 A5 JPH11154045 A5 JP H11154045A5
- Authority
- JP
- Japan
- Prior art keywords
- signal
- clamp device
- clamp
- receiver
- voltage
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Applications Claiming Priority (2)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| US08/932,438 US5949825A (en) | 1997-09-17 | 1997-09-17 | Regenerative clamp for multi-drop busses |
| US932,438 | 1997-09-17 |
Publications (3)
| Publication Number | Publication Date |
|---|---|
| JPH11154045A JPH11154045A (ja) | 1999-06-08 |
| JPH11154045A5 true JPH11154045A5 (https=) | 2005-10-27 |
| JP4475692B2 JP4475692B2 (ja) | 2010-06-09 |
Family
ID=25462319
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP23984598A Expired - Fee Related JP4475692B2 (ja) | 1997-09-17 | 1998-08-26 | バス信号ノイズ低減方法 |
Country Status (3)
| Country | Link |
|---|---|
| US (1) | US5949825A (https=) |
| EP (1) | EP0903853A3 (https=) |
| JP (1) | JP4475692B2 (https=) |
Families Citing this family (13)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US6275088B1 (en) * | 1997-09-30 | 2001-08-14 | Intel Corporation | Method and apparatus for dynamic impedance clamping of a digital signal delivered over a transmission line |
| US6694444B1 (en) * | 2000-06-30 | 2004-02-17 | Intel Corporation | System and method for reducing over-shoot and ringback by delaying input and establishing a synchronized pulse over which clamping is applied |
| JP4803891B2 (ja) * | 2001-03-09 | 2011-10-26 | キヤノン株式会社 | シリアル通信装置,シリアル通信方法,シリアル通信のための記憶媒体およびプログラム |
| US20030160630A1 (en) * | 2002-02-27 | 2003-08-28 | Adrian Earle | Bidirectional edge accelerator circuit |
| US6756862B2 (en) * | 2002-06-21 | 2004-06-29 | Hewlett-Packard Development Company, L.P. | Six-drop bus with matched response |
| US6744332B2 (en) * | 2002-06-21 | 2004-06-01 | Hewlett-Packard Development Company, L.P. | Four-drop bus with matched response |
| US7138821B2 (en) * | 2002-11-18 | 2006-11-21 | Koninklijke Philips Electronics N.V. | Digital filter circuit and method for blocking a transmission line reflection signal |
| US7212058B2 (en) * | 2004-03-10 | 2007-05-01 | Power Integrations, Inc. | Method and apparatus for robust mode selection with low power consumption |
| JP5394318B2 (ja) * | 2010-05-20 | 2014-01-22 | 株式会社日本自動車部品総合研究所 | 差動通信装置 |
| JP5498527B2 (ja) * | 2011-05-16 | 2014-05-21 | 株式会社日本自動車部品総合研究所 | リンギング抑制回路 |
| JP5543402B2 (ja) * | 2011-05-16 | 2014-07-09 | 株式会社日本自動車部品総合研究所 | リンギング抑制回路 |
| US8593202B2 (en) | 2011-05-16 | 2013-11-26 | Denso Corporation | Ringing suppression circuit |
| JP6538768B2 (ja) * | 2016-08-23 | 2019-07-03 | 株式会社Soken | リンギング抑制回路及びリンギング抑制方法 |
Family Cites Families (7)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US4647797A (en) * | 1984-08-23 | 1987-03-03 | Ncr Corporation | Assist circuit for improving the rise time of an electronic signal |
| US5345113A (en) * | 1993-05-19 | 1994-09-06 | Unisys Corporation | Control module for reducing ringing in digital signals on a transmission line |
| US5585740A (en) * | 1993-12-10 | 1996-12-17 | Ncr Corporation | CMOS low output voltage bus driver with controlled clamps |
| US5514979A (en) * | 1994-11-28 | 1996-05-07 | Unisys Corporation | Methods and apparatus for dynamically reducing ringing of driver output signal |
| US5485107A (en) * | 1995-01-09 | 1996-01-16 | Unisys Corporation | Backplane driver circuit |
| GB9502646D0 (en) * | 1995-02-10 | 1995-03-29 | Texas Instruments Ltd | Bus maintenance circuit |
| US5546016A (en) * | 1995-07-03 | 1996-08-13 | Intel Corporation | MOS termination for low power signaling |
-
1997
- 1997-09-17 US US08/932,438 patent/US5949825A/en not_active Expired - Fee Related
-
1998
- 1998-08-25 EP EP98306793A patent/EP0903853A3/en not_active Withdrawn
- 1998-08-26 JP JP23984598A patent/JP4475692B2/ja not_active Expired - Fee Related
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JPH11154045A5 (https=) | ||
| KR920011042A (ko) | 직류평활커패시터의 전하방전제어회로가 마련된 인버터장치 및 그의 제어방법 | |
| JPH10208489A5 (https=) | ||
| TW357360B (en) | Internal power voltage generating circuit | |
| KR960015151A (ko) | 절전기능을 구비한 모뎀장치 | |
| TW262557B (en) | Semiconductor memory device | |
| KR19990077628A (ko) | 피드백펄스발생기 | |
| DE69925982D1 (de) | Vorrichtung und Verfahren zum Schutz einer unter Spannung steckbaren Schaltung | |
| KR880008336A (ko) | 반도체 집적회로 장치 | |
| US5787293A (en) | Computer incorporating a power supply control system therein | |
| JP2005094233A5 (https=) | ||
| TW350958B (en) | Sense amplifier enable signal generating circuit of semiconductor memory devices | |
| SE9804605L (sv) | Dataskivare | |
| WO2000028335A3 (en) | Connection detection circuit apparatus and method | |
| JP3395238B2 (ja) | アイソレーション回路 | |
| WO2001099314A3 (en) | Power controlled input receiver | |
| JPH1141047A5 (https=) | ||
| US4975774A (en) | Art processor in a picture-in-picture system | |
| KR940013050A (ko) | 전화 단말기의 전원 제어방법 및 장치 | |
| KR950004456Y1 (ko) | 전화기의 링 신호 검출회로 | |
| JP2591425B2 (ja) | 保護回路 | |
| JP2708987B2 (ja) | 信号伝送装置 | |
| KR920008369Y1 (ko) | 외부기기의 tv 오디오 앰프 이용회로 | |
| TWI407298B (zh) | 網路接入設備的復位電路 | |
| KR970003420B1 (ko) | 팩시밀리내의 가상신호를 이용한 외부전화기의 링 제어장치 |