JPH10289883A - Method and apparatus for heat treatment of semi-insulative gaas wafer - Google Patents

Method and apparatus for heat treatment of semi-insulative gaas wafer

Info

Publication number
JPH10289883A
JPH10289883A JP9750697A JP9750697A JPH10289883A JP H10289883 A JPH10289883 A JP H10289883A JP 9750697 A JP9750697 A JP 9750697A JP 9750697 A JP9750697 A JP 9750697A JP H10289883 A JPH10289883 A JP H10289883A
Authority
JP
Japan
Prior art keywords
heat treatment
semi
wafer
gaas wafer
insulating gaas
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP9750697A
Other languages
Japanese (ja)
Inventor
Minoru Seki
実 関
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Hitachi Cable Ltd
Original Assignee
Hitachi Cable Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Hitachi Cable Ltd filed Critical Hitachi Cable Ltd
Priority to JP9750697A priority Critical patent/JPH10289883A/en
Publication of JPH10289883A publication Critical patent/JPH10289883A/en
Pending legal-status Critical Current

Links

Abstract

PROBLEM TO BE SOLVED: To provide a method and apparatus for heat treatment of a GaAs wafer wherein the number of wafers subjected to heat treatment can be in creased without inviting defects to an ion-implanted, semi-insulative GaAs wafer. SOLUTION: In performing heat treatment of an ion-implanted, semi-insulative GaAs wafer, half insulative GaAs wafers 2 are perpendicularly arranged on a perpendicular-wafer-arrangement type heat treating tool body 1, and blocks 3 having large thermal capacity are, respectively, arranged between the wafers 2 and at both ends of the heat treating tool body 1, so that the thermal capacity of an entire heat treating tool 4 is increased. Thus, even if the tool 4 is rapidly heated or rapidly cooled, the thermal hysterisis received by the wafers 2 is buffered to suppress generation of slit-shaped defects, thereby permitting the number of wafers for heat treatment to be increased.

Description

【発明の詳細な説明】DETAILED DESCRIPTION OF THE INVENTION

【0001】[0001]

【発明の属する技術分野】本発明は、半絶縁性GaAs
ウェハの熱処理方法及び熱処理装置に関する。
The present invention relates to a semi-insulating GaAs.
The present invention relates to a heat treatment method and a heat treatment apparatus for a wafer.

【0002】[0002]

【従来の技術】イオン注入された半絶縁性GaAsウェ
ハのイオンを電気的に活性化させるためには、高温熱処
理が必要である。通常、ウェハに注入されたイオンを活
性化させるためには、800℃以上の高温度下で行われ
る。
2. Description of the Related Art A high-temperature heat treatment is required to electrically activate ions of a semi-insulating GaAs wafer into which ions have been implanted. Usually, activation of ions implanted into the wafer is performed at a high temperature of 800 ° C. or higher.

【0003】[0003]

【発明が解決しようとする課題】近年、超高速集積回路
用のウェハとして半絶縁性GaAsウェハが注目されて
いる。しかし、半絶縁性GaAsウェハは、Siウェハ
に比べ臨界剪断応力が小さく、熱応力による欠陥が生じ
やすい。このため、600℃以上の温度領域において
は、徐熱拡散が起こりやすく、この徐熱拡散を防止する
ためには急熱急冷が必要である。
In recent years, semi-insulating GaAs wafers have attracted attention as wafers for ultra-high-speed integrated circuits. However, a semi-insulating GaAs wafer has a lower critical shear stress than a Si wafer, and is likely to have defects due to thermal stress. For this reason, in a temperature range of 600 ° C. or higher, slow thermal diffusion is likely to occur, and rapid thermal quenching is required to prevent the slow thermal diffusion.

【0004】一般に、イオン注入された半絶縁性GaA
sウェハの活性化熱処理に用いられる熱処理治具は、熱
容量の大きい物質(主にSiO2 )からなる板状部材で
ある。その板状部材の上にイオン注入された半絶縁性G
aAsウェハが置かれ、活性化熱処理が行われる。この
場合、イオン注入された半絶縁性GaAsウェハと熱処
理治具とが面接触しており、且つ、熱処理治具の熱容量
が大きいため、イオン注入された半絶縁性GaAsウェ
ハの熱処理における昇降温速度は、熱処理治具の昇降温
速度に追従することとなる。特に、熱処理が終了し、加
熱ヒータ開放による急冷状態であっても、ウェハ自体は
急冷されることはなく欠陥も生じない。
In general, ion-implanted semi-insulating GaAs
The heat treatment jig used for the activation heat treatment of the s wafer is a plate-like member made of a substance having a large heat capacity (mainly SiO 2 ). Semi-insulating G ion-implanted on the plate-like member
An aAs wafer is placed and activation heat treatment is performed. In this case, since the ion-implanted semi-insulating GaAs wafer is in surface contact with the heat treatment jig and the heat capacity of the heat treatment jig is large, the temperature rise and fall rate in the heat treatment of the ion-implanted semi-insulating GaAs wafer is high. Follows the temperature rise / fall speed of the heat treatment jig. In particular, even if the heat treatment is completed and the wafer is rapidly cooled by opening the heater, the wafer itself is not rapidly cooled and no defect occurs.

【0005】しかし、熱処理治具が皿形状の場合にはウ
ェハを横置きにするため加熱ヒータの均熱長の制約を受
け処理枚数の増加が望めない。
However, when the heat treatment jig is dish-shaped, the number of processed wafers cannot be increased due to the limitation of the soaking length of the heater in order to place the wafer horizontally.

【0006】一方、Siウェハを熱処理する場合は、数
箇所支持によるウェハ縦置き型の熱処理治具を用いるの
が一般的である。このウェハ縦置き型の熱処理治具は、
1個当りのウェハ熱処理枚数の増加が見込まれる。
On the other hand, when heat-treating a Si wafer, it is general to use a vertical-type wafer heat treatment jig supported at several locations. This wafer vertical type heat treatment jig
An increase in the number of heat-treated wafers per wafer is expected.

【0007】しかし、この治具では熱容量が小さく直接
外温の影響を受けるため、GaAsウェハを熱処理する
場合、急熱急冷するとスリット状の欠陥が生じ、逆に徐
熱徐冷すると注入イオンが拡散するという欠点があり、
そのまま適用することはできない。
However, since this jig has a small heat capacity and is directly affected by the external temperature, when heat-treating a GaAs wafer, rapid heating and quenching causes slit-like defects. Has the disadvantage of doing
It cannot be applied as is.

【0008】そこで、本発明の目的は、上記課題を解決
し、イオン注入された半絶縁性GaAsウェハの欠陥を
生じさせることなく熱処理枚数を増加させることができ
る半絶縁性GaAsウェハの熱処理方法及び熱処理装置
を提供することにある。
Therefore, an object of the present invention is to solve the above-mentioned problems and to provide a heat treatment method for a semi-insulating GaAs wafer capable of increasing the number of heat treatments without causing defects in the ion-implanted semi-insulating GaAs wafer. An object of the present invention is to provide a heat treatment apparatus.

【0009】[0009]

【課題を解決するための手段】上記目的を達成するため
に本発明の半絶縁性GaAsウェハの熱処理方法は、イ
オン注入された半絶縁性GaAsウェハを活性化させる
熱処理方法において、各半絶縁性GaAsウェハを熱容
量の大きい物質で挟んで加熱するものである。
In order to achieve the above object, a heat treatment method for a semi-insulating GaAs wafer according to the present invention comprises the steps of: The GaAs wafer is heated by sandwiching it between substances having a large heat capacity.

【0010】また、本発明の半絶縁性GaAsウェハの
熱処理装置は、イオン注入された半絶縁性GaAsウェ
ハを活性化させる熱処理装置において、各半絶縁性Ga
Asウェハを保持して加熱するための熱処理治具と、熱
容量の大きい物質からなり各半絶縁性GaAsウェハを
挟むように熱処理治具上に配置されたブロックとを備え
たものである。
The heat treatment apparatus for a semi-insulating GaAs wafer according to the present invention is a heat treatment apparatus for activating an ion-implanted semi-insulating GaAs wafer.
It has a heat treatment jig for holding and heating the As wafer and a block made of a substance having a large heat capacity and arranged on the heat treatment jig so as to sandwich each semi-insulating GaAs wafer.

【0011】本発明によれば、イオン注入された半絶縁
性GaAsウェハの熱処理において、ウェハ縦置き型の
熱処理治具本体に半絶縁性GaAsウェハを並べ、且
つ、ウェハ間の隙間と熱処理治具本体の両端部に熱容量
の大きな物質を挿入し、熱処理治具全体の熱容量を大き
くしたことにより、急熱急冷を行ってもウェハ自体の受
ける熱履歴が緩衝され、スリット状の欠陥の発生が抑え
られ、熱処理枚数を増加させることができる。
According to the present invention, in the heat treatment of an ion-implanted semi-insulating GaAs wafer, the semi-insulating GaAs wafer is lined up in a vertically oriented wafer-type heat treatment jig main body, and the gap between the wafers and the heat treatment jig are determined. By inserting a substance with a large heat capacity at both ends of the main body and increasing the heat capacity of the entire heat treatment jig, the heat history received by the wafer itself is buffered even when rapid heating and rapid cooling is performed, and the occurrence of slit-shaped defects is suppressed. Therefore, the number of heat treatments can be increased.

【0012】[0012]

【発明の実施の形態】以下、本発明の実施の形態を添付
図面に基づいて詳述する。
Embodiments of the present invention will be described below in detail with reference to the accompanying drawings.

【0013】図1は本発明の半絶縁性GaAsウェハの
熱処理方法を適用した熱処理装置に用いられる熱処理治
具を示す断面図である。
FIG. 1 is a sectional view showing a heat treatment jig used in a heat treatment apparatus to which the heat treatment method for a semi-insulating GaAs wafer of the present invention is applied.

【0014】1は半絶縁性GaAsウェハ2を保持して
加熱するためのウェハ縦置き型の熱処理治具本体であ
る。板状の熱処理治具本体1上には熱容量の大きい物質
からなり各半絶縁性GaAsウェハ2を挟むようにブロ
ック(例えば石英製ブロック)3が配置されている。こ
れら熱処理治具本体1とブロック3とで熱処理治具4が
構成されている。
Reference numeral 1 denotes a wafer vertical type heat treatment jig main body for holding and heating the semi-insulating GaAs wafer 2. A block (for example, a quartz block) 3 made of a substance having a large heat capacity is arranged on the plate-shaped heat treatment jig main body 1 so as to sandwich each semi-insulating GaAs wafer 2. The heat treatment jig main body 1 and the block 3 constitute a heat treatment jig 4.

【0015】これら半絶縁性GaAsウェハ2を載置し
た熱処理治具4は図示しない石英製のアンプル内に収容
され半絶縁性GaAsウェハ2を活性化させるため熱処
理されるようになっている。
The heat treatment jig 4 on which the semi-insulating GaAs wafer 2 is placed is accommodated in a quartz ampoule (not shown) and is subjected to a heat treatment to activate the semi-insulating GaAs wafer 2.

【0016】このように構成したことで、急熱急冷を行
っても半絶縁性GaAsウェハ2自体の受ける熱履歴が
緩衝され、スリット状の欠陥発生を抑えることができ、
熱処理枚数を増加させることができる。
With this configuration, even when rapid thermal quenching is performed, the heat history of the semi-insulating GaAs wafer 2 itself is buffered, and the occurrence of slit-like defects can be suppressed.
The number of heat treatments can be increased.

【0017】[0017]

【実施例】【Example】

(実施例)Ga6000gと、As6600gと、液体
封止剤(B2 3 )1200gとを使用し、引上げ法に
て重量11000g、外径φ約90mm、長さ約320
mmの半絶縁性GaAs単結晶を作製した。この半絶縁
性GaAs単結晶を外径φ約76mm、厚さ670mm
の(100)面ウェハに切り出し、ラップ、ミラー研
磨、エッチングを施して、厚さ600μmの鏡面ウェハ
を作製した。このウェハに加速電圧150KV、ドーズ
量3×1012cm-2でイオン注入装置によりSiを注入
した。
(Example) Using Ga 6000 g, As 6600 g, and liquid sealing agent (B 2 O 3 ) 1200 g, a weight of 11,000 g, an outer diameter of about 90 mm, and a length of about 320 were obtained by a pulling method.
mm semi-insulating GaAs single crystal was produced. This semi-insulating GaAs single crystal is formed with an outer diameter φ of about 76 mm and a thickness of 670 mm.
The (100) plane wafer was cut out, wrapped, mirror polished and etched to produce a mirror-finished wafer having a thickness of 600 μm. Si was implanted into the wafer by an ion implantation apparatus at an acceleration voltage of 150 KV and a dose of 3 × 10 12 cm −2 .

【0018】図1に示す熱処理治具にSiイオン注入さ
れたウェハを4.5mm間隔に20枚並べ、その両端及
びウェハ間に厚さ3mm、外径φ約76mmの石英製ブ
ロックを置き、熱処理炉内へ挿入した。Arベース1
%、AsH3 混合ガスを毎分3リッターの流量で通気さ
せながら300℃/hで800℃まで昇温、30分間保
持後、熱処理治具を非加熱部まで移動させた。
In the heat treatment jig shown in FIG. 1, 20 silicon-implanted wafers are arranged at 4.5 mm intervals, and a quartz block having a thickness of 3 mm and an outer diameter of about 76 mm is placed between both ends and the wafer. It was inserted into the furnace. Ar base 1
% And AsH 3 mixed gas at a flow rate of 3 liters per minute, the temperature was raised to 800 ° C. at 300 ° C./h, held for 30 minutes, and then the heat treatment jig was moved to the non-heated portion.

【0019】(比較例)実施例で使用した石英製のブロ
ック3を除いた状態で実施例と同様な熱処理を行った。
(Comparative Example) The same heat treatment as in the example was performed with the exception of the quartz block 3 used in the example.

【0020】実施例及び比較例の熱処理ウェハの周辺部
を顕微鏡で観察した。
The peripheral portions of the heat-treated wafers of Examples and Comparative Examples were observed with a microscope.

【0021】図2は熱処理を行った半絶縁性GaAsウ
ェハの比較例を示す図である。
FIG. 2 is a diagram showing a comparative example of a semi-insulating GaAs wafer subjected to a heat treatment.

【0022】同図に示すように熱処理済ウェハ2aの四
端にスリット状の欠陥5が約1cm程発生していた。
As shown in FIG. 1, slit-like defects 5 were generated at the four ends of the heat-treated wafer 2a by about 1 cm.

【0023】これに対して実施例で熱処理を行った熱処
理済ウェハにはスリットの発生は認められなかった。
On the other hand, no slits were found in the heat-treated wafers subjected to the heat treatment in the examples.

【0024】以上において本発明によれば、イオン注入
された半絶縁性GaAsウェハを熱容量の大きな物質で
挟んで加熱することにより、急熱急冷しても欠陥が生じ
ることなく、半絶縁性GaAsウェハの熱処理枚数を増
加させることができる。
As described above, according to the present invention, the semi-insulating GaAs wafer is implanted by heating the ion-implanted semi-insulating GaAs wafer by sandwiching it between substances having large heat capacities. Can be increased.

【0025】[0025]

【発明の効果】以上要するに本発明によれば、次のよう
な優れた効果を発揮する。
In summary, according to the present invention, the following excellent effects are exhibited.

【0026】イオン注入された半絶縁性GaAsウェハ
の間へ熱容量の大きい物質を挿入することにより、半絶
縁性GaAsウェハに欠陥を生じさせることなく熱処理
枚数を増加させることができる半絶縁性GaAsウェハ
の熱処理方法及び熱処理装置の提供を実現することがで
きる。
A semi-insulating GaAs wafer capable of increasing the number of heat treatments without causing defects in the semi-insulating GaAs wafer by inserting a substance having a large heat capacity between the ion-implanted semi-insulating GaAs wafers. And a heat treatment apparatus can be provided.

【図面の簡単な説明】[Brief description of the drawings]

【図1】本発明の半絶縁性GaAsウェハの熱処理方法
を適用した熱処理装置に用いられる熱処理治具を示す断
面図である。
FIG. 1 is a cross-sectional view showing a heat treatment jig used in a heat treatment apparatus to which a heat treatment method for a semi-insulating GaAs wafer of the present invention is applied.

【図2】熱処理を行った半絶縁性GaAsウェハの比較
例を示す図である。
FIG. 2 is a diagram showing a comparative example of a semi-insulating GaAs wafer subjected to a heat treatment.

【符号の説明】[Explanation of symbols]

1 熱処理治具本体 2 半絶縁性GaAsウェハ 3 熱容量の大きい物質(ブロック) 4 熱処理治具 DESCRIPTION OF SYMBOLS 1 Heat treatment jig main body 2 Semi-insulating GaAs wafer 3 Substance (block) with large heat capacity 4 Heat treatment jig

Claims (2)

【特許請求の範囲】[Claims] 【請求項1】 イオン注入された半絶縁性GaAsウェ
ハを活性化させる熱処理方法において、各半絶縁性Ga
Asウェハを熱容量の大きい物質で挟んで加熱すること
を特徴とする半絶縁性GaAsウェハの熱処理方法。
In a heat treatment method for activating an ion-implanted semi-insulating GaAs wafer, each semi-insulating Ga
A heat treatment method for a semi-insulating GaAs wafer, comprising heating an As wafer with a substance having a large heat capacity.
【請求項2】 イオン注入された半絶縁性GaAsウェ
ハを活性化させる熱処理装置において、各半絶縁性Ga
Asウェハを保持して加熱するための熱処理治具本体
と、熱容量の大きい物質からなり各半絶縁性GaAsウ
ェハを挟むように熱処理治具本体上に配置されたブロッ
クとを備えたことを特徴とする半絶縁性GaAsウェハ
の熱処理装置。
2. A heat treatment apparatus for activating an ion-implanted semi-insulating GaAs wafer, comprising:
A heat treatment jig body for holding and heating the As wafer; and a block made of a substance having a large heat capacity and arranged on the heat treatment jig so as to sandwich each semi-insulating GaAs wafer. Heat treatment apparatus for a semi-insulating GaAs wafer.
JP9750697A 1997-04-15 1997-04-15 Method and apparatus for heat treatment of semi-insulative gaas wafer Pending JPH10289883A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP9750697A JPH10289883A (en) 1997-04-15 1997-04-15 Method and apparatus for heat treatment of semi-insulative gaas wafer

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP9750697A JPH10289883A (en) 1997-04-15 1997-04-15 Method and apparatus for heat treatment of semi-insulative gaas wafer

Publications (1)

Publication Number Publication Date
JPH10289883A true JPH10289883A (en) 1998-10-27

Family

ID=14194153

Family Applications (1)

Application Number Title Priority Date Filing Date
JP9750697A Pending JPH10289883A (en) 1997-04-15 1997-04-15 Method and apparatus for heat treatment of semi-insulative gaas wafer

Country Status (1)

Country Link
JP (1) JPH10289883A (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US8025729B2 (en) 2005-07-01 2011-09-27 Freiberger Compound Materials Gmbh Device and process for heating III-V wafers, and annealed III-V semiconductor single crystal wafer

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US8025729B2 (en) 2005-07-01 2011-09-27 Freiberger Compound Materials Gmbh Device and process for heating III-V wafers, and annealed III-V semiconductor single crystal wafer
US9181633B2 (en) 2005-07-01 2015-11-10 Freiberger Compound Materials Gmbh Device and process for heating III-V wafers, and annealed III-V semiconductor single crystal wafer

Similar Documents

Publication Publication Date Title
KR100730806B1 (en) Method for manufacturing soi wafer, and soi wafer
US4659392A (en) Selective area double epitaxial process for fabricating silicon-on-insulator structures for use with MOS devices and integrated circuits
KR960035771A (en) Method of controlling oxygen deposition nucleation center concentration in single crystal silicon and wafer set comprising single crystal silicon wafers manufactured by the method
KR20010033179A (en) Method of producing soi wafer by hydrogen ion implanting separation method and soi wafer produced by the method
JPH11176822A (en) Semiconductor treating equipment
JPH10289883A (en) Method and apparatus for heat treatment of semi-insulative gaas wafer
JPH01169924A (en) Manufacture of semiconductor
WO2002052632A1 (en) Method of heat treatment of silicon wafer doped with boron
JPH0845946A (en) Thermal treatment method and device of silicon semiconductor single crystal substrate and semiconductor device
JPS60239400A (en) Process for annealing compound semiconductor
JP2737781B2 (en) Heat treatment method for compound semiconductor substrate
JPS63271922A (en) Heat treatment device
JPS6037122A (en) Annealing method of semiconductor substrate
JPS6327846B2 (en)
JPH03271199A (en) Method for heat-treating gaas single crystal wafer
JPH02248051A (en) Manufacture of semiconductor device
JPH11145074A (en) Manufacture of semiconductor substrate
JPH0778831A (en) Heat treatment
JPS62235726A (en) Manufacture of semiconductor device
KR20050013398A (en) A Producing Method For Silicon Single Crystal Wafer and Silicon On Insulator Wafer
JPH0786291A (en) Semiconductor device and manufacture thereof
JPH01296618A (en) Heat treatment of iii-v compound semiconductor substrate
JPH0480878B2 (en)
JPS59101825A (en) Manufacture of semiconductor device and heat treatment apparatus therefor
JPH02189920A (en) Forming method for oxide film and oxidizing device