JPH10135283A - Inspection jig for semiconductor device - Google Patents

Inspection jig for semiconductor device

Info

Publication number
JPH10135283A
JPH10135283A JP8289401A JP28940196A JPH10135283A JP H10135283 A JPH10135283 A JP H10135283A JP 8289401 A JP8289401 A JP 8289401A JP 28940196 A JP28940196 A JP 28940196A JP H10135283 A JPH10135283 A JP H10135283A
Authority
JP
Japan
Prior art keywords
probe
printed wiring
multilayer printed
wiring board
semiconductor device
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP8289401A
Other languages
Japanese (ja)
Inventor
Hiroshi Kawazoe
宏 河添
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Showa Denko Materials Co Ltd
Original Assignee
Hitachi Chemical Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Hitachi Chemical Co Ltd filed Critical Hitachi Chemical Co Ltd
Priority to JP8289401A priority Critical patent/JPH10135283A/en
Publication of JPH10135283A publication Critical patent/JPH10135283A/en
Pending legal-status Critical Current

Links

Landscapes

  • Measuring Leads Or Probes (AREA)
  • Tests Of Electronic Circuits (AREA)
  • Testing Or Measuring Of Semiconductors Or The Like (AREA)
  • Production Of Multi-Layered Print Wiring Board (AREA)

Abstract

PROBLEM TO BE SOLVED: To provide an inspection method for multilayer printed wiring excellent in suppression of flexure and accuracy. SOLUTION: The inspection jig for a semiconductor device comprises a probe 1 touching the electrode pad of a semiconductor device, a probe supporting means, and a multilayer printed wiring board 2 which is secured with the probe supporting means 3, provided with terminals 8 to be connected with an inspection apparatus and arranged with wiring conductors for connecting the probe electrically with the terminals 8 to be connected with an inspection apparatus. Sum of the opening area of through holes 7 made in the region between the fixing positions of the probe supporting means 3 and the inspection apparatus is set in the range of 0-2.00% of the area at the region of the multilayer printed wiring board.

Description

【発明の詳細な説明】DETAILED DESCRIPTION OF THE INVENTION

【0001】[0001]

【発明の属する技術分野】本発明は、半導体装置の検査
用治具に関する。
The present invention relates to a jig for testing a semiconductor device.

【0002】[0002]

【従来の技術】通常、大規模集積回路等、半導体の製造
工程中ウェーハの状態で、半導体の電極パットにプロー
ブを接触させて検査装置との接続を行い、各回路の動作
をチェックするプローブテストと呼ばれる中間検査を行
っており、このプローブテストには、半導体と検査装置
とのインターフェイスを、プローブカードと呼ばれる半
導体装置の検査用治具を用いている。
2. Description of the Related Art Usually, a probe test is performed in which a probe is brought into contact with an electrode pad of a semiconductor in the state of a wafer during the manufacturing process of a semiconductor such as a large-scale integrated circuit to make a connection with an inspection device and check the operation of each circuit. In this probe test, an interface between the semiconductor and the inspection device is used, and a jig for inspection of the semiconductor device called a probe card is used for the probe test.

【0003】この治具は、図3に示すように、多層プリ
ント配線板2の中央に半導体との接続を確認するための
スペースが取られ、そのスペースに突出するように多層
プリント配線板2の内周側にプローブ1を固定し、反対
面の外周部に検査装置と接続するための端子を形成し、
プローブ1と端子とを多層プリント配線板2に形成した
回路導体とスルーホール7によって接続している。
In this jig, as shown in FIG. 3, a space for confirming connection with a semiconductor is provided at the center of the multilayer printed wiring board 2, and the jig of the multilayer printed wiring board 2 is protruded into the space. The probe 1 is fixed on the inner peripheral side, and a terminal for connecting to the inspection device is formed on the outer peripheral part on the opposite surface,
The probe 1 and the terminal are connected to a circuit conductor formed on the multilayer printed wiring board 2 by a through hole 7.

【0004】プローブ1は、その末端部をプローブ支持
手段3により多層プリント配線板2の内周部に固定し、
半導体と接触する先端部を多層プリント配線板2の中央
部で空中に浮かせた、いわゆる片持ち梁(カンチレバ
ー)式になっている。検査のときには、プローブ1をウ
ェハに接触させた状態で治具を押し付け、プローブ1を
たわませることにより弾性力を生じさせ、半導体9の電
極パッドとプローブ1との接触強度を確保する。そし
て、その力は多層プリント配線板2のプローブ固定部4
に加わる。多層プリント配線板2は、固定部4より外周
側で検査装置に固定されているのでたわむ。
The probe 1 has its distal end fixed to the inner peripheral portion of the multilayer printed wiring board 2 by the probe support means 3,
It is of a so-called cantilever type in which a tip portion in contact with the semiconductor is floated in the air at the center of the multilayer printed wiring board 2. At the time of inspection, the jig is pressed while the probe 1 is in contact with the wafer, and the probe 1 is bent to generate an elastic force, thereby ensuring the contact strength between the electrode pad of the semiconductor 9 and the probe 1. The force is applied to the probe fixing portion 4 of the multilayer printed wiring board 2.
Join. The multilayer printed wiring board 2 bends because it is fixed to the inspection device on the outer peripheral side from the fixing portion 4.

【0005】ところで、半導体の回路集積数の増大化並
びに一括検査の増大化といった近年の傾向に伴い、プロ
ーブ数が従来の2〜4倍となる治具が求められ、単純に
プローブ数を増やした治具の他、種々の構造が考案され
ている。例えば、特公平7−123132号公報に開示
されている治具は、プローブを多層プリント配線板に対
して垂直に設け、プローブと半導体との接触強度は、前
記の構造と同様にプローブをたわませることで確保し
た。また、特開平5−215775号に開示されている
方法は、プローブの代替としてバンプ付きフレキシブル
フィルムを用いている。半導体との接触強度は、多層プ
リント配線板に取り付た弾性を持つ加圧具で、バンプを
押さえ付けることで確保している。
[0005] With the recent trend of an increase in the number of integrated circuits in a semiconductor and an increase in the number of batch inspections, a jig in which the number of probes is two to four times larger than in the past is required, and the number of probes is simply increased. Various structures other than jigs have been devised. For example, in a jig disclosed in Japanese Patent Publication No. Hei 7-123132, a probe is provided perpendicularly to a multilayer printed wiring board, and the contact strength between the probe and the semiconductor is determined by bending the probe similarly to the above-described structure. We secured by doing. The method disclosed in Japanese Patent Application Laid-Open No. 5-215775 uses a flexible film with bumps instead of a probe. The contact strength with the semiconductor is ensured by pressing the bumps with an elastic pressing tool attached to the multilayer printed wiring board.

【0006】[0006]

【発明が解決しようとする課題】しかし、いずれの構造
も、多層プリント配線板のたわみは避けられず、そのた
わみによって検査の精度が低下するという課題がある。
However, any structure has a problem that the bending of the multilayer printed wiring board is unavoidable, and the bending lowers the inspection accuracy.

【0007】本発明は、多層プリント配線板のたわみの
抑制に優れ、精度に優れた検査の方法を提供することを
目的とする。
An object of the present invention is to provide an inspection method which is excellent in suppressing deflection of a multilayer printed wiring board and which is excellent in accuracy.

【0008】[0008]

【課題を解決するための手段】本発明の半導体装置の検
査用治具は、半導体装置の電極パットと接触するプロー
ブと、そのプローブを支持するプローブ支持手段と、多
層プリント配線板とからなり、前記多層プリント配線板
に、前記プローブ支持手段を固定し、検査装置に接続す
る端子を設け、かつ前記プローブと検査装置に接続する
端子とを電気的に接続する配線導体を備えた、半導体装
置の検査用治具であって、その多層プリント配線板の、
前記プローブ支持手段の固定位置と前記検査装置の固定
位置との間の領域に存在するスルーホールの開口面積の
総和を、前記多層プリント配線板の前記領域の面積の0
〜2.00%とすることを特徴とする。
SUMMARY OF THE INVENTION A jig for testing a semiconductor device according to the present invention comprises a probe which contacts an electrode pad of the semiconductor device, probe support means for supporting the probe, and a multilayer printed wiring board. The multilayer printed wiring board, wherein the probe support means is fixed, a terminal connected to an inspection device is provided, and a wiring conductor for electrically connecting the probe and a terminal connected to the inspection device is provided. An inspection jig for the multilayer printed wiring board,
The sum of the opening areas of the through holes existing in the area between the fixed position of the probe support means and the fixed position of the inspection device is calculated as 0 to the area of the area of the multilayer printed wiring board.
~ 2.00%.

【0009】このプローブに代えて、バンプ付フレキシ
ブルフィルムを使用することもできる。
In place of this probe, a flexible film with bumps can be used.

【0010】本発明者らは、鋭意検討の結果、多層プリ
ント配線板のスルーホールの存在が基板の縦弾性係数に
与える影響の大きいことが判明した。例えば、板厚4.
8mm、布線層4層、電源・グランド層10層のマルチワ
イヤ配線板(日立化成工業株式会社製、商品名)を用い
た治具用多層プリント配線板の縦弾性係数とスルーホー
ルの分布密度との関係は、図4に示すように、縦軸にe
(縦弾性係数実測の実測値/層構成から求めた縦弾性係
数の計算値)、横軸にβ(穴の全開口面積/試料の面
積)を取ると、eとβとの間には負の相関があるという
知見が得られた。また、βが2%より大きくなるとeは
極端に小さくなり、理論値の8割以下となってしまうこ
とが分かり、この現象は、他の基板についても同様の傾
向が現れた。
The present inventors have conducted intensive studies and found that the presence of through holes in a multilayer printed wiring board has a large effect on the longitudinal elastic modulus of the substrate. For example, plate thickness 4.
Longitudinal modulus of elasticity and through-hole distribution density of multi-layer printed wiring boards for jigs using multi-wire wiring boards (product name: Hitachi Chemical Co., Ltd.) with 8 mm, 4 wiring layers, and 10 power / ground layers As shown in FIG. 4, the vertical axis indicates e
(Measured value of longitudinal elastic modulus actual measurement / calculated value of longitudinal elastic modulus obtained from layer configuration) and β (total opening area of hole / area of sample) on the horizontal axis, a negative value exists between e and β. Was found to be correlated. When β is larger than 2%, the value of e becomes extremely small, and is less than 80% of the theoretical value. This phenomenon also appears in other substrates.

【0011】ところで、スルーホールは、基板にとって
不可欠のものであって、プローブ数が増えると、基板に
形成する回路数が増え、即ち、穴数が増え、縦弾性係数
が小さくなり、たわみが大きくなるのである。そこで、
本発明においては、多層プリント配線板の、前記プロー
ブ支持手段の固定位置と前記検査装置の固定位置との間
の領域に存在するスルーホールの開口面積の総和を、前
記多層プリント配線板の面積の0〜2.00%とした。
即ち、多層プリント配線板の、必要なスルーホールは、
プローブ支持手段の固定位置と前記検査装置の固定位置
との間の領域以外の箇所に寄せるのである。
By the way, through holes are indispensable to the substrate. As the number of probes increases, the number of circuits formed on the substrate increases, that is, the number of holes increases, the longitudinal elastic modulus decreases, and the deflection increases. It becomes. Therefore,
In the present invention, the sum of the opening areas of the through holes existing in the region between the fixed position of the probe support means and the fixed position of the inspection device of the multilayer printed wiring board is calculated as the area of the multilayer printed wiring board. 0 to 2.00%.
That is, the necessary through holes of the multilayer printed wiring board are
This is because the probe is brought to a location other than the area between the fixed position of the probe support means and the fixed position of the inspection device.

【0012】[0012]

【発明の実施の形態】本発明の実施の形態を、以下に具
体的に説明する。
DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS The embodiments of the present invention will be specifically described below.

【0013】[0013]

【実施例】【Example】

実施例1 本発明に係わる治具の実施例を図1に示す。プローブ1
には、タングステン銅製のピンを採用した。プローブ1
はフッ素樹脂製のプローブ支持手段3でお互いが平行に
なるよう格子上に約1000ピン並べた。多層プリント
配線板2には、布線層4層、電源・グランド層10層、
板厚4.8mm、外径250mmのマルチワイヤ配線板(日
立化成工業株式会社製、商品名)を用いた。多層プリン
ト配線板2上のプローブ1を固定するプローブ支持手段
3の固定箇所4は、基板中心を原点とした直径150mm
の円周上に設け、多層プリント配線板2上の検査装置の
治具ホルダ11への固定箇所5には、直径200mmの円
周上に穴を設けた。プローブ1の末端と多層プリント配
線板2はコネクタで電気的に接続した。プローブ1と多
層プリント配線板2の布線及び電源・グランド層の各内
層回路(図示せず)とを接続するためのスルーホール7
は、直径150mm未満の領域12に設けた。検査装置が
具備する接続ピン10と多層プリント配線板2の内層回
路とを接続するための端子18は、直径200mm以上
の領域13にスルーホールとして形成した。その結果、
プローブ1の固定箇所4、検査装置への固定箇所5間の
領域6には、リレーやキャパシタといった部品用穴が僅
かに存在するのみとなり、領域6の面積π×{(200
/2)2−(150/2)2}に対するスルーホールを含
む穴の全開口面積の割合は1.0%となった。
Embodiment 1 FIG. 1 shows an embodiment of a jig according to the present invention. Probe 1
Used a pin made of tungsten copper. Probe 1
Approximately 1000 pins were arranged on a grid by probe support means 3 made of fluororesin so as to be parallel to each other. The multilayer printed wiring board 2 has four wiring layers, ten power supply / ground layers,
A multi-wire wiring board (trade name, manufactured by Hitachi Chemical Co., Ltd.) having a thickness of 4.8 mm and an outer diameter of 250 mm was used. The fixing portion 4 of the probe supporting means 3 for fixing the probe 1 on the multilayer printed wiring board 2 has a diameter of 150 mm with the origin at the center of the substrate.
A hole is provided on the circumference of a circle having a diameter of 200 mm at the fixing point 5 of the inspection device on the jig holder 11 on the multilayer printed wiring board 2. The end of the probe 1 and the multilayer printed wiring board 2 were electrically connected by a connector. Through holes 7 for connecting the probe 1 to the wiring of the multilayer printed wiring board 2 and the respective inner layer circuits (not shown) of the power supply and ground layers.
Was provided in the region 12 having a diameter of less than 150 mm. Terminals 18 for connecting the connection pins 10 included in the inspection device and the inner layer circuit of the multilayer printed wiring board 2 were formed as through holes in the region 13 having a diameter of 200 mm or more. as a result,
In the area 6 between the fixing point 4 of the probe 1 and the fixing point 5 to the inspection device, there are only a few holes for components such as relays and capacitors, and the area π × {(200
The ratio of the total opening area of the holes including the through holes to (/ 2) 2- (150/2) 2 } was 1.0%.

【0014】実施例2 実施例1におけるプローブ1に代えて、バンプ付きフレ
キシブルフィルム101を採用した。ベースフィルムは
ポリイミド樹脂、検体と接触するバンプ、多層プリント
配線板2との接続パッド及び該バンプと該多層プリント
配線板2とを接続する導体回路は銅のめっき及びフォト
リソグラフィーにより形成した。バンプ数は約500で
ある。バンプ付きフレキシブルフィルム101はその背
面から弾性を有する加圧支持手段103により支持固定
した。多層プリント配線板2には、マルチワイヤ配線板
(日立化成工業株式会社製、商品名)を用い、外径、層
構成、固定箇所4、固定箇所5、スルーホール7及び穴
8の配置領域は実施例1と同様とした。その結果、実施
例1と同様に、固定箇所4、5間の領域6には、リレー
やキャパシタといった部品用穴が僅かに存在するのみと
なった。領域6の面積に対するスルーホールを含む穴の
全開口面積の割合は0.7%となった。
Example 2 A flexible film 101 with bumps was used instead of the probe 1 in Example 1. The base film was made of a polyimide resin, the bumps to be brought into contact with the sample, the connection pads for connecting to the multilayer printed wiring board 2, and the conductor circuits for connecting the bumps and the multilayer printed wiring board 2 were formed by copper plating and photolithography. The number of bumps is about 500. The flexible film with bumps 101 was supported and fixed from the back by pressure supporting means 103 having elasticity. The multi-layer printed wiring board 2 uses a multi-wire wiring board (trade name, manufactured by Hitachi Chemical Co., Ltd.), and the outer diameter, the layer configuration, the fixing locations 4, the fixing locations 5, the through holes 7 and the holes 8 are arranged in the following regions. Same as Example 1. As a result, similarly to the first embodiment, only a small number of holes for components such as relays and capacitors exist in the area 6 between the fixing points 4 and 5. The ratio of the total opening area of the hole including the through hole to the area of the region 6 was 0.7%.

【0015】[0015]

【発明の効果】以上に説明したように、本発明により、
多層プリント配線板のたわみの抑制に優れ、精度に優れ
た検査の方法を提供することことができる。
As described above, according to the present invention,
It is possible to provide an inspection method that is excellent in suppressing the deflection of the multilayer printed wiring board and is excellent in accuracy.

【図面の簡単な説明】[Brief description of the drawings]

【図1】本発明の一実施例の一部を示す断面図である。FIG. 1 is a sectional view showing a part of an embodiment of the present invention.

【図2】本発明の他の実施例の一部を示す断面図であ
る。
FIG. 2 is a sectional view showing a part of another embodiment of the present invention.

【図3】従来例の一部を示す断面図である。FIG. 3 is a sectional view showing a part of a conventional example.

【図4】本発明の原理を説明するための線図である。FIG. 4 is a diagram for explaining the principle of the present invention.

【符号の説明】[Explanation of symbols]

1.プローブ 2.多層プリント
板 3.プローブ支持手段 4.固定位置 5.固定位置 6.固定位置4と
5の間の領域 7.スルーホール 8.端子 9.半導体装置 10.接続ピン 11.治具ホルダ
1. Probe 2. 2. Multilayer printed board 3. Probe support means Fixed position Fixed position 6. 6. Area between fixed positions 4 and 5 7. Through hole Terminal 9. Semiconductor device 10. Connection pin 11. Jig holder

Claims (2)

【特許請求の範囲】[Claims] 【請求項1】半導体装置の電極パットと接触するプロー
ブ1と、そのプローブ1を支持するプローブ支持手段3
と、多層プリント配線板2とからなり、前記多層プリン
ト配線板2に、前記プローブ支持手段3を固定し、検査
装置に接続する端子と、前記プローブ1と検査装置に接
続する端子とを電気的に接続する配線導体を備えた、半
導体装置の検査用治具であって、その多層プリント配線
板2の、前記プローブ支持手段3の固定位置と前記検査
装置の固定位置との間の領域に存在するスルーホールの
開口面積の総和を、前記多層プリント配線板2の前記領
域の面積の0〜2.00%とすることを特徴とする半導
体装置の検査用治具。
1. A probe 1 which comes into contact with an electrode pad of a semiconductor device, and a probe supporting means 3 which supports the probe 1.
And a multilayer printed wiring board 2. The probe supporting means 3 is fixed to the multilayer printed wiring board 2, and a terminal connected to an inspection device and a terminal connected to the probe 1 and the inspection device are electrically connected. A jig for inspecting a semiconductor device, comprising a wiring conductor connected to the semiconductor device, wherein the jig exists in a region between a fixed position of the probe support means 3 and a fixed position of the inspection device on the multilayer printed wiring board 2. A jig for testing a semiconductor device, wherein a total sum of opening areas of through holes to be formed is 0 to 2.00% of an area of the region of the multilayer printed wiring board 2.
【請求項2】半導体装置の電極パットと接触するバンプ
付フレキシブルフィルム101と、そのバンプ付フレキ
シブルフィルム101を加圧支持する加圧支持手段10
3と、多層プリント配線板2とからなり、前記多層プリ
ント配線板2に、前記加圧支持手段103を固定し、検
査装置に接続する端子と、前記バンプ付フレキシブルフ
ィルム101と検査装置に接続する端子とを電気的に接
続する配線導体を備えた、半導体装置の検査用治具であ
って、その多層プリント配線板2の、前記加圧支持手段
103の固定位置と前記検査装置の固定位置との間の領
域に存在するスルーホールの開口面積の総和を、前記多
層プリント配線板2の前記領域の面積の0〜2.00%
とすることを特徴とする半導体装置の検査用治具。
2. A flexible film 101 with a bump which comes into contact with an electrode pad of a semiconductor device, and a pressure supporting means 10 for pressurizing and supporting the flexible film 101 with a bump.
3 and the multilayer printed wiring board 2. The pressure supporting means 103 is fixed to the multilayer printed wiring board 2, and a terminal to be connected to an inspection device, and a terminal to be connected to the flexible film with bumps 101 and the inspection device. What is claimed is: 1. A jig for inspecting a semiconductor device, comprising: a wiring conductor for electrically connecting a terminal, wherein a fixing position of said pressurizing support means 103 and a fixing position of said inspection device of said multilayer printed wiring board 2 Of the area of the through-holes existing in the area between 0 and 2.00% of the area of the area of the multilayer printed wiring board 2
An inspection jig for a semiconductor device, characterized in that:
JP8289401A 1996-10-31 1996-10-31 Inspection jig for semiconductor device Pending JPH10135283A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP8289401A JPH10135283A (en) 1996-10-31 1996-10-31 Inspection jig for semiconductor device

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP8289401A JPH10135283A (en) 1996-10-31 1996-10-31 Inspection jig for semiconductor device

Publications (1)

Publication Number Publication Date
JPH10135283A true JPH10135283A (en) 1998-05-22

Family

ID=17742761

Family Applications (1)

Application Number Title Priority Date Filing Date
JP8289401A Pending JPH10135283A (en) 1996-10-31 1996-10-31 Inspection jig for semiconductor device

Country Status (1)

Country Link
JP (1) JPH10135283A (en)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2002528904A (en) * 1998-10-23 2002-09-03 テラダイン・インコーポレーテッド High density printed circuit board
CN102548249A (en) * 2010-12-13 2012-07-04 富葵精密组件(深圳)有限公司 Manufacturing method of circuit boards

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2002528904A (en) * 1998-10-23 2002-09-03 テラダイン・インコーポレーテッド High density printed circuit board
CN102548249A (en) * 2010-12-13 2012-07-04 富葵精密组件(深圳)有限公司 Manufacturing method of circuit boards

Similar Documents

Publication Publication Date Title
JP3343549B2 (en) Contact structure having silicon finger contactor and integrated assembly structure using the same
US5828226A (en) Probe card assembly for high density integrated circuits
JP4647139B2 (en) Contact structure
JP3343540B2 (en) Contact structure formed by photolithography
US6707311B2 (en) Contact structure with flexible cable and probe contact assembly using same
US6859054B1 (en) Probe contact system using flexible printed circuit board
JP2000111576A (en) Packaging and mutual connection of contact structure
JPH11288984A (en) Connection device, and manufacture thereof, inspection device and manufacture of semiconductor device
JP2002005960A (en) Probe card and its manufacturing method
JPH1164425A (en) Method and device for continuity inspection in electronic part
JP2002164104A (en) Probe card
JP7292921B2 (en) Multi-pin structure probe body and probe card
JP3051596B2 (en) Semiconductor chip test socket
JPH10135283A (en) Inspection jig for semiconductor device
JPH1010191A (en) Connector and method and equipment for testing semiconductor using connector
US6433565B1 (en) Test fixture for flip chip ball grid array circuits
KR20090073745A (en) Probe card
JP7393873B2 (en) Electrical contacts and probe cards
JPS612338A (en) Inspection device
KR100291940B1 (en) Probe card for arranging hollow type probe tip to vertical direction
JP3051599B2 (en) Semiconductor chip test socket
JP4490978B2 (en) Contactor
JP2005019343A (en) Connecting terminal arrangement member and ic socket using it
JP3204146B2 (en) Contact probe, method of manufacturing the same, and probe device provided with contact probe
US5898311A (en) Shorting pad having a flexible conductive sheet