JPH10124407A - フォールト・トレラント相互接続装置を有するコンピュータ・システム - Google Patents

フォールト・トレラント相互接続装置を有するコンピュータ・システム

Info

Publication number
JPH10124407A
JPH10124407A JP9266553A JP26655397A JPH10124407A JP H10124407 A JPH10124407 A JP H10124407A JP 9266553 A JP9266553 A JP 9266553A JP 26655397 A JP26655397 A JP 26655397A JP H10124407 A JPH10124407 A JP H10124407A
Authority
JP
Japan
Prior art keywords
bus
mode
group
transmission lines
error
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP9266553A
Other languages
English (en)
Japanese (ja)
Other versions
JPH10124407A5 (enExample
Inventor
Sompong P Olarig
ソンポン・ピー・オラリグ
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Compaq Computer Corp
Original Assignee
Compaq Computer Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Compaq Computer Corp filed Critical Compaq Computer Corp
Publication of JPH10124407A publication Critical patent/JPH10124407A/ja
Publication of JPH10124407A5 publication Critical patent/JPH10124407A5/ja
Pending legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
    • G06F11/16—Error detection or correction of the data by redundancy in hardware
    • G06F11/20—Error detection or correction of the data by redundancy in hardware using active fault-masking, e.g. by switching out faulty elements or by switching in spare elements
    • G06F11/2002—Error detection or correction of the data by redundancy in hardware using active fault-masking, e.g. by switching out faulty elements or by switching in spare elements where interconnections or communication control functionality are redundant
    • G06F11/2007—Error detection or correction of the data by redundancy in hardware using active fault-masking, e.g. by switching out faulty elements or by switching in spare elements where interconnections or communication control functionality are redundant using redundant communication media
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F2201/00—Indexing scheme relating to error detection, to error correction, and to monitoring
    • G06F2201/85—Active fault masking without idle spares

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Quality & Reliability (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Debugging And Monitoring (AREA)
  • Bus Control (AREA)
JP9266553A 1996-09-30 1997-09-30 フォールト・トレラント相互接続装置を有するコンピュータ・システム Pending JPH10124407A (ja)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US723767 1985-04-16
US08/723,767 US5867645A (en) 1996-09-30 1996-09-30 Extended-bus functionality in conjunction with non-extended-bus functionality in the same bus system

Publications (2)

Publication Number Publication Date
JPH10124407A true JPH10124407A (ja) 1998-05-15
JPH10124407A5 JPH10124407A5 (enExample) 2005-04-21

Family

ID=24907587

Family Applications (1)

Application Number Title Priority Date Filing Date
JP9266553A Pending JPH10124407A (ja) 1996-09-30 1997-09-30 フォールト・トレラント相互接続装置を有するコンピュータ・システム

Country Status (4)

Country Link
US (1) US5867645A (enExample)
EP (1) EP0836141B1 (enExample)
JP (1) JPH10124407A (enExample)
DE (1) DE69717232T2 (enExample)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2008503009A (ja) * 2004-06-14 2008-01-31 ゼネラル・エレクトリック・カンパニイ データ処理システム
CN103970054A (zh) * 2013-01-25 2014-08-06 英飞凌科技股份有限公司 用于消息的数字传输的方法、设备和计算机程序

Families Citing this family (15)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5941997A (en) * 1996-11-26 1999-08-24 Play Incorporated Current-based contention detection and handling system
US6035425A (en) * 1997-09-29 2000-03-07 Lsi Logic Corporation Testing a peripheral bus for data transfer integrity by detecting corruption of transferred data
US6018810A (en) * 1997-12-12 2000-01-25 Compaq Computer Corporation Fault-tolerant interconnection means in a computer system
US6212588B1 (en) * 1998-03-09 2001-04-03 Texas Instruments Incorporated Integrated circuit for controlling a remotely located mass storage peripheral device
US6449677B1 (en) * 1998-09-03 2002-09-10 Compaq Information Technologies Group, L.P. Method and apparatus for multiplexing and demultiplexing addresses of registered peripheral interconnect apparatus
US6865615B1 (en) * 2000-07-20 2005-03-08 International Business Machines Corporation Method and an apparatus for dynamically reconfiguring a system bus topology
US6691193B1 (en) * 2000-10-18 2004-02-10 Sony Corporation Efficient bus utilization in a multiprocessor system by dynamically mapping memory addresses
US6954209B2 (en) * 2000-12-06 2005-10-11 Hewlett-Packard Development Company, L.P. Computer CPU and memory to accelerated graphics port bridge having a plurality of physical buses with a single logical bus number
US6898740B2 (en) * 2001-01-25 2005-05-24 Hewlett-Packard Development Company, L.P. Computer system having configurable core logic chipset for connection to a fault-tolerant accelerated graphics port bus and peripheral component interconnect bus
US20030188080A1 (en) * 2002-03-28 2003-10-02 Olarig Sompong Paul Apparatus, method and system for remote registered peripheral component interconnect bus
US7392445B2 (en) 2003-09-11 2008-06-24 International Business Machines Corporation Autonomic bus reconfiguration for fault conditions
JP2006153927A (ja) * 2004-11-25 2006-06-15 Sanyo Electric Co Ltd 表示装置
US7788420B2 (en) * 2005-09-22 2010-08-31 Lsi Corporation Address buffer mode switching for varying request sizes
US9454419B2 (en) 2013-07-18 2016-09-27 Advanced Micro Devices, Inc. Partitionable data bus
WO2015006946A1 (en) * 2013-07-18 2015-01-22 Advanced Micro Devices, Inc. Partitionable data bus

Family Cites Families (12)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE69331061T2 (de) * 1992-08-10 2002-06-06 Monolithic System Tech Inc Fehlertolerantes hierarchisiertes Bussystem
US5448703A (en) * 1993-05-28 1995-09-05 International Business Machines Corporation Method and apparatus for providing back-to-back data transfers in an information handling system having a multiplexed bus
US5499346A (en) * 1993-05-28 1996-03-12 International Business Machines Corporation Bus-to-bus bridge for a multiple bus information handling system that optimizes data transfers between a system bus and a peripheral bus
US5522050A (en) * 1993-05-28 1996-05-28 International Business Machines Corporation Bus-to-bus bridge for a multiple bus information handling system that optimizes data transfers between a system bus and a peripheral bus
US5450551A (en) * 1993-05-28 1995-09-12 International Business Machines Corporation System direct memory access (DMA) support logic for PCI based computer system
US5396602A (en) * 1993-05-28 1995-03-07 International Business Machines Corp. Arbitration logic for multiple bus computer system
DE69518286T2 (de) * 1994-06-17 2001-02-22 Advanced Micro Devices, Inc. Speicherübertragungsgeschwindigkeitsbegrenzung für PCI-Meister
US5630056A (en) * 1994-09-20 1997-05-13 Stratus Computer, Inc. Digital data processing methods and apparatus for fault detection and fault tolerance
JPH08147241A (ja) * 1994-11-22 1996-06-07 Seiko Epson Corp 情報処理装置およびその構成方法
DE4442309C2 (de) * 1994-11-28 1997-03-13 Siemens Nixdorf Inf Syst Hochverfügbarkeitsanschluß für Single-Port Peripherie
DE19509558A1 (de) * 1995-03-16 1996-09-19 Abb Patent Gmbh Verfahren zur fehlertoleranten Kommunikation unter hohen Echtzeitbedingungen
US5754804A (en) * 1996-01-30 1998-05-19 International Business Machines Corporation Method and system for managing system bus communications in a data processing system

Cited By (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2008503009A (ja) * 2004-06-14 2008-01-31 ゼネラル・エレクトリック・カンパニイ データ処理システム
CN103970054A (zh) * 2013-01-25 2014-08-06 英飞凌科技股份有限公司 用于消息的数字传输的方法、设备和计算机程序
US10187099B2 (en) 2013-01-25 2019-01-22 Infineon Technologies Ag Method, apparatus and computer program for digital transmission of messages
US10756857B2 (en) 2013-01-25 2020-08-25 Infineon Technologies Ag Method, apparatus and computer program for digital transmission of messages
US11855789B2 (en) 2013-01-25 2023-12-26 Infineon Technologies Ag Method, apparatus and computer program for digital transmission of messages

Also Published As

Publication number Publication date
EP0836141B1 (en) 2002-11-20
EP0836141A1 (en) 1998-04-15
DE69717232T2 (de) 2003-05-08
US5867645A (en) 1999-02-02
DE69717232D1 (de) 2003-01-02

Similar Documents

Publication Publication Date Title
US6363452B1 (en) Method and apparatus for adding and removing components without powering down computer system
US5802269A (en) Method and apparatus for power management of distributed direct memory access (DDMA) devices
US6018810A (en) Fault-tolerant interconnection means in a computer system
EP0836141B1 (en) A fault-tolerant bus system
US6000043A (en) Method and apparatus for management of peripheral devices coupled to a bus
US5724528A (en) PCI/ISA bridge having an arrangement for responding to PCI address parity errors for internal PCI slaves in the PCI/ISA bridge
JP3403284B2 (ja) 情報処理システム及びその制御方法
JP3974288B2 (ja) 周辺装置をコンピュータに登録する方法及び装置
JP3026796B1 (ja) コンピュータと周辺デバイスの接続装置および接続方法
US6529989B1 (en) Intelligent expansion ROM sharing bus subsystem
US6601165B2 (en) Apparatus and method for implementing fault resilient booting in a multi-processor system by using a flush command to control resetting of the processors and isolating failed processors
US6898740B2 (en) Computer system having configurable core logic chipset for connection to a fault-tolerant accelerated graphics port bus and peripheral component interconnect bus
WO1997002533A1 (en) A transparent bridge between buses of a computer system and a method of interfacing the buses to operate as a single logical bus
JP2963426B2 (ja) バスブリッジ装置及びトランザクションフォワード方法
US5892930A (en) Target peripheral device detection
US5809260A (en) Burst mode data transmission retry of previously aborted block transfer of data
US6636921B1 (en) SCSI repeater circuit with SCSI address translation and enable
US7577877B2 (en) Mechanisms to prevent undesirable bus behavior
US20040044817A1 (en) Method and apparatus for detecting a device's ability to run at a selected frequency in a PCI non-inhibit bus-connect mode
JPH0981502A (ja) コンピュータシステム
US6519555B1 (en) Apparatus and method of allowing PCI v1.0 devices to work in PCI v2.0 compliant system
US5944808A (en) Partial parity correction logic
US7103696B2 (en) Circuit and method for hiding peer devices in a computer bus

Legal Events

Date Code Title Description
A521 Written amendment

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20040421

A621 Written request for application examination

Free format text: JAPANESE INTERMEDIATE CODE: A621

Effective date: 20040421

A521 Written amendment

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20040528

A977 Report on retrieval

Free format text: JAPANESE INTERMEDIATE CODE: A971007

Effective date: 20061207

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20061221

A02 Decision of refusal

Free format text: JAPANESE INTERMEDIATE CODE: A02

Effective date: 20070531