JPH09181480A - Method for forming coaxial wiring pattern - Google Patents

Method for forming coaxial wiring pattern

Info

Publication number
JPH09181480A
JPH09181480A JP34153495A JP34153495A JPH09181480A JP H09181480 A JPH09181480 A JP H09181480A JP 34153495 A JP34153495 A JP 34153495A JP 34153495 A JP34153495 A JP 34153495A JP H09181480 A JPH09181480 A JP H09181480A
Authority
JP
Japan
Prior art keywords
conductor
circuit
photosensitive resin
forming
wiring pattern
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP34153495A
Other languages
Japanese (ja)
Other versions
JP2738372B2 (en
Inventor
Tsutomu Oshima
勤 大嶋
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NEC Corp
Original Assignee
NEC Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by NEC Corp filed Critical NEC Corp
Priority to JP7341534A priority Critical patent/JP2738372B2/en
Publication of JPH09181480A publication Critical patent/JPH09181480A/en
Application granted granted Critical
Publication of JP2738372B2 publication Critical patent/JP2738372B2/en
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Abstract

PROBLEM TO BE SOLVED: To provide a high-density circuit and conductor, by using a circuital with a minute width in a coaxial wiring pattern. SOLUTION: A groove 3 is formed on a board 1 using a photosensitive resin 4, and a first conductor 5 is formed thereon. After an epoxy resin 6 is applied, a second conductor is formed thereon. A grinding step is carried out, the second conductor 7 and the epoxy resin 6 are removed to form a circuit 8 on a bottom of the groove 3. In addition, a second photosensitive resin 9 is applied, and a third conductor 10 is formed to obtain a coaxial wiring pattern.

Description

【発明の詳細な説明】Detailed Description of the Invention

【0001】[0001]

【発明の属する技術分野】本発明は同軸配線パターンの
形成方法に関し、特に高周波の信号伝送に適した同軸パ
ターンの形成方法に関する。
The present invention relates to a method for forming a coaxial wiring pattern, and more particularly to a method for forming a coaxial pattern suitable for high-frequency signal transmission.

【0002】[0002]

【従来の技術】電子機器は高密度実装化が進展し、電子
機器の信号速度も高速化しており、信号伝達におけるノ
イズ対策が重要になっている。ノイズ対策のひとつとし
て、多層印刷配線板に同軸回路を形成することが行われ
ている。
2. Description of the Related Art As electronic equipment has been mounted at higher density and the signal speed of electronic equipment has been increased, it is important to take measures against noise in signal transmission. As one of measures against noise, a coaxial circuit is formed on a multilayer printed wiring board.

【0003】同軸回路パターンの形成方法の従来技術と
しては、厚膜多層印刷機板に同軸回路パターンを形成す
る方法が特開平−267586号公報に開示されてい
る。本方法では、アルミナセラミックス等のベース基板
の表面に下部導体回路を厚膜印刷法等により形成後、そ
の上に感光性絶縁膜を形成する。この絶縁膜を乾燥後、
ホトリソグラフィ技術により絶縁膜にバイアホールを形
成し、このバイアホールに導体ペーストを充填し、側方
導体を形成すると共に絶縁膜上に信号配線パターンを形
成する。その後焼結し、同様の工程で絶縁膜の形成,バ
イアホールの形成,バイアホールに導体ペースト充填し
側方導体を形成後、上部導体回路を形成し同軸配線パタ
ーンが形成される。
As a conventional technique of forming a coaxial circuit pattern, a method of forming a coaxial circuit pattern on a thick film multilayer printing plate is disclosed in Japanese Patent Application Laid-Open No. 267586. In this method, a lower conductor circuit is formed on the surface of a base substrate such as alumina ceramics by a thick film printing method or the like, and then a photosensitive insulating film is formed thereon. After drying this insulating film,
Via holes are formed in the insulating film by photolithography, and the via holes are filled with a conductor paste to form side conductors and signal wiring patterns on the insulating film. Thereafter, sintering is performed, and in the same process, an insulating film is formed, a via hole is formed, and a conductive paste is filled in the via hole to form a side conductor. Then, an upper conductor circuit is formed and a coaxial wiring pattern is formed.

【0004】[0004]

【発明が解決しようとする課題】しかし上述した従来の
同軸配線パターンの形成方法に於いては以下に述べる欠
点を有していた。
However, the above-mentioned conventional method of forming a coaxial wiring pattern has the following drawbacks.

【0005】特開平4−267586号公報に開示され
ている方法においては、厚膜印刷法によって形成した回
路とホトリソグラフィ技術によって形成したバイアホー
ルの感覚は相対的な位置ずれを考慮し100μm程度に
設計していた。これはすでに形成してある回路に対して
バイアホールのフィルムを合わせる際位置ずれを生じる
ためであり、位置ずれの原因はフィルム合わせ誤差の
他、基板の寸法変化、フィムの寸法変化等がある。
In the method disclosed in Japanese Patent Laid-Open No. 4-267586, the sense of a circuit formed by a thick film printing method and a via hole formed by a photolithography technique is set to about 100 μm in consideration of relative displacement. I was designing. This is because a positional shift occurs when aligning the film of the via hole with an already formed circuit, and the cause of the positional shift is a film alignment error, a dimensional change of the substrate, a dimensional change of the film, and the like.

【0006】以上のように、回路とバイアホールとの間
隔を100μmに設計した場合、回路ピッチは500μ
m程度が限界であった。
As described above, when the distance between the circuit and the via hole is designed to be 100 μm, the circuit pitch is 500 μm.
m was the limit.

【0007】本発明の目的は、回路と導体との位置合わ
せの必要がなく、回路と導体の間隔を狭く設計できる高
密度な回路と導体とを有する同軸配線パターンの形成方
法を提供することにある。
An object of the present invention is to provide a method of forming a coaxial wiring pattern having a high-density circuit and a conductor which can be designed to have a small space between the circuit and the conductor without the necessity of alignment between the circuit and the conductor. is there.

【0008】[0008]

【課題を解決するための手段】本発明の同軸配線パター
ンの形成方法は、接地層が形成された基板に感光性樹脂
を塗布しこの感光性樹脂に溝を形成する工程と、この溝
と前記感光性樹脂の表面に第1の導体層を形成する工程
と、この第1の導体の表面にエポキシ樹脂を塗布しこの
エポキシ樹脂の表面に第2の導体を形成する工程と、機
械的研磨により前記エポキシ樹脂と前記第2の導体を除
去し前記第1の導体を露出させるとともに、前記溝の底
部に回路を形成する工程と、この回路上に第2の感光性
樹脂を形成する工程と、この第2の感光性樹脂と前記第
1の導体の表面に第3の導体を形成する工程とを含むこ
とを特徴とする。
A method of forming a coaxial wiring pattern according to the present invention comprises a step of applying a photosensitive resin to a substrate on which a ground layer is formed and forming a groove in the photosensitive resin, and the step of forming the groove and the groove. A step of forming a first conductor layer on the surface of the photosensitive resin, a step of applying an epoxy resin to the surface of the first conductor and forming a second conductor on the surface of the epoxy resin, and mechanical polishing Removing the epoxy resin and the second conductor to expose the first conductor, forming a circuit at the bottom of the groove, and forming a second photosensitive resin on the circuit. The method is characterized by including the step of forming a third conductor on the surface of the second photosensitive resin and the first conductor.

【0009】[0009]

【発明の実施の形態】次に、本発明の実施の形態につい
て図面を参照して説明する。
Next, embodiments of the present invention will be described with reference to the drawings.

【0010】図1(a)〜(h)は本発明の実施の形態
の同軸配線パターンの形成方法の一例を説明する工程順
に示した断面図である。本発明の実施の形態の同軸配線
パターンの製造方法の一例は、まず、図1(a)の如く
基板1を製作する。この時、基板1には厚さ18μmの
銅箔ヲ両面に張り合わせた厚さ1.2mmのガラスエポ
キシ板をサブトラクト法によりエッチングして、接地層
2を形成した印刷配線板を用いた。次いで、基板1に感
光性樹脂を厚さ約100μm塗布する。この感光性樹脂
にはエポキシ樹脂に感光基を導入した感光性エポキシ樹
脂を主材料とし、それに硬化剤及び粘度調整のため溶剤
を混合したものを用いた。塗布方法としてはスクリーン
印刷法,スプレー法,カーテンコート法,ロールコート
法,ディップ法等があるが本実施例ではカーテンコート
法を用いた。次いで、15分間のレベリングを行った後
80℃、1時間の指触乾燥を行う。この後、マスクフィ
ルムを重ねてメタルハライドランプにて4J/cm2
露光を行う。この時、マスクフィルムには200μm幅
のマスキングパターンを形成する。次いで、ガンマーブ
チルラクタンを含む有機溶剤にて未露光部分を溶解除去
する。この後、135℃2時間加熱して感光性樹脂4を
硬化させ、図1(b)の如く深さ約100μm,幅約2
00μmの溝3を形成する。次いで、バフ研磨を行う感
光性樹脂4の表面を平坦化する。この時バフロールは4
00番程度,回転数は500〜3000rpmで少なく
とも2回以上バフロールに対する基板1の方向を90°
変えて研磨を行うことにより凹凸が5μm以下の平坦面
が得られ、感光性樹脂4の厚さは約80μmとなった。
FIGS. 1A to 1H are sectional views showing the order of steps for explaining an example of a method of forming a coaxial wiring pattern according to an embodiment of the present invention. In an example of the method of manufacturing the coaxial wiring pattern according to the embodiment of the present invention, first, the substrate 1 is manufactured as shown in FIG. At this time, as the substrate 1, a printed wiring board having a ground layer 2 formed by etching a 1.2 mm-thick glass epoxy plate having a 18 μm-thick copper foil laminated on both sides by a subtraction method was used. Next, a photosensitive resin having a thickness of about 100 μm is applied to the substrate 1. As the photosensitive resin, a mixture of a photosensitive epoxy resin obtained by introducing a photosensitive group into an epoxy resin as a main material, a curing agent and a solvent for adjusting the viscosity was used. As a coating method, there are a screen printing method, a spray method, a curtain coating method, a roll coating method, a dipping method and the like. In this embodiment, the curtain coating method was used. Then, after performing leveling for 15 minutes, it is dried by touching at 80 ° C. for 1 hour. Thereafter, the mask film is overlaid and exposed to 4 J / cm 2 using a metal halide lamp. At this time, a masking pattern having a width of 200 μm is formed on the mask film. Next, the unexposed portion is dissolved and removed with an organic solvent containing gamma-butyl lactan. Thereafter, the photosensitive resin 4 is cured by heating at 135 ° C. for 2 hours, and the depth is about 100 μm and the width is about 2 as shown in FIG.
A groove 3 of 00 μm is formed. Next, the surface of the photosensitive resin 4 to be buffed is flattened. At this time Buffalo is 4
No. 00, the rotation speed is 500 to 3000 rpm, and the direction of the substrate 1 with respect to the buff roll is 90 ° at least twice.
By changing and polishing, a flat surface having irregularities of 5 μm or less was obtained, and the thickness of the photosensitive resin 4 was about 80 μm.

【0011】次いで、基板1を過マンガン酸液にて処理
し、感光性樹脂4の表面を粗面化した後、触媒処理,無
電解銅めっき,電気銅めっきを行ない、図1(c)の如
く感光性樹脂4の表面に厚さ約20μmの第1の導体5
を形成した。次いで、図1(d)の如く第1の導体5の
表面を黒化処理した後エポキシ樹脂6を約40μm塗布
した。ここでエポキシ樹脂6には感光性樹脂4と同じ材
料を用いたが、過マンガン酸によって粗面化される樹脂
であれば感光性は必要なく、通常の熱硬化型エポキシ樹
脂でも実施可能である。次いで、エポキシ樹脂6を硬化
した後過マンガン酸処理などの化学処理を行ってエポキ
シ樹脂6の表面を粗面化し、パネルめっきにて溝3を含
む表面に第2の導体7を厚さ20μmにて形成する。次
いで、図1(e)の如く機械研磨を行って、基板1表面
に被着している第2の導体7およびエポキシ樹脂6の厚
み分である60μmを除去し、第1の導体5を露出させ
る。この機械研磨には実施の形態ではベルトサンダー研
磨を用いた。ベルトサンダー研磨は600〜800番の
サンダーベルトで少なくとも2回以上研磨方向を90°
変えて研磨することにより実施した。研磨の後、溝3の
底部の第2の導体7は除去されずに溝3の形状通りに形
成され回路8となる。次いで、図1(f)の如く黒化処
理を行って第1の導体5および回路8の表面を粗面化し
た後、第2の感光性樹脂9を厚さ約100μm塗布す
る。この第2の感光性樹脂9には感光性樹脂4と同じ材
料を用い、塗布方法はカーテンコート法を用いた。次い
で15分間のレベリングを行った後80℃,1時間の指
触乾燥を行う。この後、マスクフィルムを重ねてメタル
ハライドランプにて4J/cm2 の露光を行う。この
時、マスクフィルムを重ねてメタルハライドランプにて
4J/cm2 の露光を行う。この時マスクフィルムには
溝3の位置に幅300μmの透光部を形成しておいた。
次いで、ガンマーブチルラクタンを含む有機溶剤にて未
露光部分を溶解除去する。この後、135℃2時間加熱
して硬化させ、図1(g)の如く回路8上に幅300μ
mの第2の感光性樹脂9を形成する。次いで、バフ研磨
を行い第2の感光性樹脂9の表面を平坦化した後、過マ
ンガン酸液にて処理し、第2の感光性樹脂9の表面を粗
面化した後、触媒処理,無電解銅めっき,電気銅めっき
を行い、図1(h)の如く第2の感光性樹脂9の表面に
厚さ約20μmの第3の導体10を形成した。以上の如
く実施して幅が約80μm厚さ約20μmの回路の周囲
を厚さ20μmの第1の導体5および第3の導体10で
被覆した幅約300μmの同軸パターンを形成した。
Next, the substrate 1 is treated with a permanganic acid solution to roughen the surface of the photosensitive resin 4, and then subjected to a catalytic treatment, electroless copper plating, and electrolytic copper plating to obtain a structure shown in FIG. As described above, the first conductor 5 having a thickness of about 20 μm is formed on the surface of the photosensitive resin 4.
Was formed. Next, as shown in FIG. 1D, the surface of the first conductor 5 was blackened, and then an epoxy resin 6 was applied to about 40 μm. Here, the same material as the photosensitive resin 4 was used for the epoxy resin 6. However, any resin that is roughened by permanganic acid does not need to have photosensitivity, and a normal thermosetting epoxy resin can be used. . Next, after the epoxy resin 6 is cured, the surface of the epoxy resin 6 is roughened by performing a chemical treatment such as a permanganic acid treatment, and the second conductor 7 is formed to a thickness of 20 μm on the surface including the groove 3 by panel plating. Formed. Next, mechanical polishing is performed as shown in FIG. 1E to remove 60 μm, which is the thickness of the second conductor 7 and the epoxy resin 6 adhered to the surface of the substrate 1, thereby exposing the first conductor 5. Let it. In this embodiment, belt sander polishing is used for the mechanical polishing. Belt sander polishing is performed at least twice with a sander belt of 600 to 800.
This was carried out by changing and polishing. After the polishing, the second conductor 7 at the bottom of the groove 3 is not removed and is formed according to the shape of the groove 3 to form a circuit 8. Next, as shown in FIG. 1 (f), the surfaces of the first conductor 5 and the circuit 8 are roughened by performing a blackening process, and then a second photosensitive resin 9 is applied to a thickness of about 100 μm. The second photosensitive resin 9 was made of the same material as the photosensitive resin 4, and the coating method was the curtain coating method. Next, after performing leveling for 15 minutes, touch drying is performed at 80 ° C. for 1 hour. Thereafter, the mask film is overlaid and exposed to 4 J / cm 2 using a metal halide lamp. At this time, exposure is performed at 4 J / cm 2 using a metal halide lamp with the mask film superimposed. At this time, a light-transmitting portion having a width of 300 μm was formed at the position of the groove 3 in the mask film.
Next, the unexposed portion is dissolved and removed with an organic solvent containing gamma-butyl lactan. Thereafter, it is cured by heating at 135 ° C. for 2 hours, and a 300 μm width is placed on the circuit 8 as shown in FIG.
m of the second photosensitive resin 9 is formed. Next, the surface of the second photosensitive resin 9 is flattened by buffing, and then treated with a permanganic acid solution to roughen the surface of the second photosensitive resin 9. Electrolytic copper plating and electrolytic copper plating were performed to form a third conductor 10 having a thickness of about 20 μm on the surface of the second photosensitive resin 9 as shown in FIG. A coaxial pattern having a width of about 300 μm was formed by covering the periphery of a circuit having a width of about 80 μm and a thickness of about 20 μm with a first conductor 5 and a third conductor 10 having a thickness of 20 μm.

【0012】同軸回路を他層回路に接続するためにはバ
イアホールやスルーホールを用いる。図2(a)は同軸
配線部をバイアホールにて他層回路へ接続した場合の基
板の模式図である。この場合第2の感光性樹脂を露光す
るためのマスクフィルムに円状のマスクパターンを形成
しておく。このマスクフィルムにより露光し現像処理を
行ってマスクパターンに対応した未露光部分にバイアホ
ール12が形成される。この後、導体の形成工程を経て
図2(a)の如くバイアホール12を介してその上層と
接続が可能となる。
In order to connect a coaxial circuit to another layer circuit, via holes and through holes are used. FIG. 2A is a schematic diagram of a substrate when the coaxial wiring portion is connected to another layer circuit by a via hole. In this case, a circular mask pattern is formed on a mask film for exposing the second photosensitive resin. Exposure and development are performed with this mask film, and via holes 12 are formed in unexposed portions corresponding to the mask pattern. After that, through the step of forming the conductor, as shown in FIG. 2A, it is possible to connect to the upper layer through the via hole 12.

【0013】図2(b)は同軸配線部をスルーホールに
て他層回路へ接続した場合の基板の模式図である。スル
ーホール13は第2の感光性樹脂を形成した後、ドリリ
ングにより穴を設ける。この後、導体の形成工程を経て
穴内壁に導体を被着させスルーホール13を形成するこ
とにより図2(b)の如くスルーホールを経由して他層
へ接続することが可能となる。以上の如く実施して同軸
配線パターンを形成して多層印刷配線板を製作した。
FIG. 2B is a schematic diagram of a substrate when the coaxial wiring portion is connected to another layer circuit through a through hole. After the second photosensitive resin is formed, the through hole 13 is formed by drilling. Thereafter, a conductor is attached to the inner wall of the hole through a conductor forming step to form a through-hole 13, thereby making it possible to connect to another layer via the through-hole as shown in FIG. 2B. A coaxial wiring pattern was formed as described above to produce a multilayer printed wiring board.

【0014】[0014]

【発明の効果】本発明の同軸配線パターンの形成方法に
よれば、図3の如く同軸回路の形状は溝の幅W1と溝内
に塗布する樹脂の厚さTにより規定され理論上回路の幅
W2はW1−2×T,回路と側方導体との間隔W3はT
と等しくなる。従って回路と側方導体との間隔は等しく
形成されるため、従来の製造方法で必要となっていた同
軸回路と側方導体の位置合わせは不要となる。このた
め、従来の同軸配線パターンの形成方法では同軸回路の
回路幅は500μmが限界であったのに対して本発明で
は同軸回路の回路幅を300μmと細く形成可能とな
る。
According to the method of forming a coaxial wiring pattern of the present invention, as shown in FIG. 3, the shape of the coaxial circuit is determined by the width W1 of the groove and the thickness T of the resin applied in the groove, and is theoretically the width of the circuit. W2 is W1-2 × T, and the interval W3 between the circuit and the side conductor is T
Becomes equal to Therefore, since the distance between the circuit and the side conductor is formed to be equal, the alignment between the coaxial circuit and the side conductor, which is required in the conventional manufacturing method, becomes unnecessary. For this reason, in the conventional method of forming a coaxial wiring pattern, the circuit width of the coaxial circuit is limited to 500 μm, whereas in the present invention, the circuit width of the coaxial circuit can be formed as thin as 300 μm.

【図面の簡単な説明】[Brief description of the drawings]

【図1】(a)〜(h)は本発明の実施の形態の同軸配
線パターンの形成方法の一例を説明する工程順に示した
断面図である。
FIGS. 1A to 1H are cross-sectional views shown in the order of steps for explaining an example of a method of forming a coaxial wiring pattern according to an embodiment of the present invention.

【図2】(a),(b)は図1による同軸配線パターン
のバイアホール接続部分およびスルーホール接続部分を
示す模式図である。
2 (a) and 2 (b) are schematic diagrams showing a via-hole connection portion and a through-hole connection portion of the coaxial wiring pattern shown in FIG.

【図3】図1による同軸配線パターンの各部の寸法を示
す断面図である。
FIG. 3 is a sectional view showing dimensions of each part of the coaxial wiring pattern according to FIG. 1;

【符号の説明】[Explanation of symbols]

1 基板 2 接地層 3 溝 4 感光性樹脂 5 第1の導体 6 エポキシ樹脂 7 第2の導体 8 回路 9 第2の感光性樹脂 10 第3の導体 11 同軸配線部 12 バイアホール 13 スルーホール DESCRIPTION OF SYMBOLS 1 Substrate 2 Ground layer 3 Groove 4 Photosensitive resin 5 First conductor 6 Epoxy resin 7 Second conductor 8 Circuit 9 Second photosensitive resin 10 Third conductor 11 Coaxial wiring section 12 Via hole 13 Through hole

Claims (1)

【特許請求の範囲】[Claims] 【請求項1】 接地層が形成された基板に感光性樹脂を
塗布しこの感光性樹脂に溝を形成する工程と、この溝と
前記感光性樹脂の表面に第1の導体を形成する工程と、
この第1の導体の表面にエポキシ樹脂を塗布しこのエポ
キシ樹脂の表面に第2の導体を形成する工程と、機械研
磨により前記エポキシ樹脂と前記第2の導体を除去し前
記第1の導体を露出させるとともに前記溝の底部に回路
を形成する工程と、この回路上に第2の感光性樹脂を形
成する工程と、この第2の感光性樹脂と前記第1の導体
の表面に第3の導体を形成する工程とを含むことを特徴
とする同軸配線パターンの形成方法。
1. A step of applying a photosensitive resin to a substrate having a ground layer formed thereon to form a groove in the photosensitive resin, and a step of forming a first conductor on the groove and the surface of the photosensitive resin. ,
A step of applying an epoxy resin to the surface of the first conductor to form a second conductor on the surface of the epoxy resin; and removing the epoxy resin and the second conductor by mechanical polishing to remove the first conductor. A step of forming a circuit on the bottom of the groove while exposing, a step of forming a second photosensitive resin on the circuit, and a step of forming a third photosensitive resin on the surface of the second photosensitive resin and the first conductor. A method of forming a coaxial wiring pattern, comprising the step of forming a conductor.
JP7341534A 1995-12-27 1995-12-27 Method of forming coaxial wiring pattern Expired - Fee Related JP2738372B2 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP7341534A JP2738372B2 (en) 1995-12-27 1995-12-27 Method of forming coaxial wiring pattern

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP7341534A JP2738372B2 (en) 1995-12-27 1995-12-27 Method of forming coaxial wiring pattern

Publications (2)

Publication Number Publication Date
JPH09181480A true JPH09181480A (en) 1997-07-11
JP2738372B2 JP2738372B2 (en) 1998-04-08

Family

ID=18346818

Family Applications (1)

Application Number Title Priority Date Filing Date
JP7341534A Expired - Fee Related JP2738372B2 (en) 1995-12-27 1995-12-27 Method of forming coaxial wiring pattern

Country Status (1)

Country Link
JP (1) JP2738372B2 (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2008091635A (en) * 2006-10-02 2008-04-17 Nitto Denko Corp Wiring circuit board

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP7266542B2 (en) 2020-02-03 2023-04-28 株式会社東芝 Current measuring device

Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH07297590A (en) * 1994-04-28 1995-11-10 Oki Electric Ind Co Ltd Method of forming wiring of coaxial structure

Patent Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH07297590A (en) * 1994-04-28 1995-11-10 Oki Electric Ind Co Ltd Method of forming wiring of coaxial structure

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2008091635A (en) * 2006-10-02 2008-04-17 Nitto Denko Corp Wiring circuit board

Also Published As

Publication number Publication date
JP2738372B2 (en) 1998-04-08

Similar Documents

Publication Publication Date Title
JP3382096B2 (en) Method for manufacturing multilayer circuit board having via, chip carrier, and method for manufacturing chip carrier
EP0459665B1 (en) Manufacturing method for a multilayer wiring board
EP0457501B1 (en) Method of manufacturing a multilayer wiring board
JP3229286B2 (en) Manufacturing method of printed circuit board
JP2837137B2 (en) Method of manufacturing build-up multilayer printed circuit board
WO2005022970A1 (en) Method for manufacturing printed wiring board and printed wiring board
JP2738372B2 (en) Method of forming coaxial wiring pattern
KR100343389B1 (en) Method of manufacturing multilayer wiring boards
JPH1187865A (en) Printed circuit board and its manufacture
JPH10322024A (en) Built-up multilayered printed wiring board having nonthrough via hole, and its manufacture
JP2003243795A (en) Method of manufacturing printed board equipped with capacitor element
JPH08186373A (en) Manufacture of printed wiring board
JP3215542B2 (en) Method of manufacturing multilayer thin film wiring board
JP2944576B2 (en) Manufacturing method of multilayer printed wiring board
JPH10284835A (en) Manufacture of printed wiring board
JP2002271026A (en) Multi-layer printed wiring board and manufacturing method therefor
US20010041308A1 (en) Method of reducing defects in I/C card and resulting card
KR100704917B1 (en) Printed circuit board and the manufacturing method thereof
JP2002344120A (en) Flexible circuit board and its manufacturing method
JP3349992B2 (en) Method for manufacturing high-density build-up printed wiring board
JP2003309357A (en) Method of manufacturing printed wiring board and printed wiring board
JPH05259609A (en) Manufacture of printed wiring board
JP3648753B2 (en) Wiring board manufacturing method
JPH10335786A (en) Manufacture of high-density printed wiring board
JPH05175639A (en) Manufacture of wiring board

Legal Events

Date Code Title Description
A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

Effective date: 19971216

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20080116

Year of fee payment: 10

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20090116

Year of fee payment: 11

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20100116

Year of fee payment: 12

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20100116

Year of fee payment: 12

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20110116

Year of fee payment: 13

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20110116

Year of fee payment: 13

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20120116

Year of fee payment: 14

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20120116

Year of fee payment: 14

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20130116

Year of fee payment: 15

LAPS Cancellation because of no payment of annual fees