JPH07297590A - Method of forming wiring of coaxial structure - Google Patents

Method of forming wiring of coaxial structure

Info

Publication number
JPH07297590A
JPH07297590A JP9139094A JP9139094A JPH07297590A JP H07297590 A JPH07297590 A JP H07297590A JP 9139094 A JP9139094 A JP 9139094A JP 9139094 A JP9139094 A JP 9139094A JP H07297590 A JPH07297590 A JP H07297590A
Authority
JP
Japan
Prior art keywords
conductor
dielectric
forming
film
thin film
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP9139094A
Other languages
Japanese (ja)
Other versions
JP2938341B2 (en
Inventor
Yoshiro Takahashi
良郎 高橋
Yutaka Karasuno
ゆたか 烏野
Susumu Ozawa
進 小澤
Yasuo Iguchi
泰男 井口
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Oki Electric Industry Co Ltd
Original Assignee
Oki Electric Industry Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Oki Electric Industry Co Ltd filed Critical Oki Electric Industry Co Ltd
Priority to JP9139094A priority Critical patent/JP2938341B2/en
Publication of JPH07297590A publication Critical patent/JPH07297590A/en
Application granted granted Critical
Publication of JP2938341B2 publication Critical patent/JP2938341B2/en
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K1/00Printed circuits
    • H05K1/02Details
    • H05K1/0213Electrical arrangements not otherwise provided for
    • H05K1/0216Reduction of cross-talk, noise or electromagnetic interference
    • H05K1/0218Reduction of cross-talk, noise or electromagnetic interference by printed shielding conductors, ground planes or power plane
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00Apparatus or processes for manufacturing printed circuits
    • H05K3/46Manufacturing multilayer circuits
    • H05K3/4644Manufacturing multilayer circuits by building the multilayer layer by layer, i.e. build-up multilayer circuits

Landscapes

  • Production Of Multi-Layered Print Wiring Board (AREA)
  • Shielding Devices Or Components To Electric Or Magnetic Fields (AREA)
  • Structure Of Printed Boards (AREA)

Abstract

PURPOSE:To provide a method of forming a wiring of coaxial structure higher in density and less in number of processes than usual. CONSTITUTION:A dielectric structure 23x having a recess 23a is formed, and a first conductor thin film 27 used for forming a part of a shielding conductor is provided onto the dielectric structure 23x. A dielectric film 29 to serve as a part of an insulating film is formed in the recess 23a of the dielectric structure 23x where the first conductor thin film 27 has been formed. A conductor core 37 is formed on the dielectric film 29. A dielectric film 39a to serve as the rest of the insulating film of a wiring of coaxial structure is formed on a specimen where conductor core 37 has been formed. A second conductor thin film 43 serving as the rest of the shielding conductor is formed on the surface of the dielectric film 39a coming into contact with the first, conductor thin film 27.

Description

【発明の詳細な説明】Detailed Description of the Invention

【0001】[0001]

【産業上の利用分野】この発明は、高周波信号を伝送す
る同軸構造の配線を形成する方法に関するものである。
BACKGROUND OF THE INVENTION 1. Field of the Invention The present invention relates to a method of forming wiring having a coaxial structure for transmitting high frequency signals.

【0002】[0002]

【従来の技術】高周波信号の伝送に好適でかつ隣接する
配線間のクロストークの低減に好適な配線構造として、
同軸構造の配線が知られている。これは、図5(D)に
断面図で示したように、芯線導体11を絶縁膜13で覆
い、さらにこの絶縁膜13をシールド用導体15で覆っ
た同軸構造を基板17上に形成した構成の、配線構造で
ある。同軸構造の配線を形成するための従来の方法とし
て、例えば文献I(シンフィルム マルチチップ モジ
ュールズ(Thin Film Multichip Modules ),(199
2)の特に第36頁Fig.2.3.1の各図の特に左
隅の部分)に開示の方法があった。この方法について図
5(A)〜(D)を参照して説明する。先ず、下地基板
17上にシールド用導体15の一部である下層配線15
aが形成される(図5(A))。この下層配線15aは
接地用配線になる。次に、下層配線15aに接するよう
に、シールド導体の一部であるシールド壁の下半部15
bが形成される(図5(B))。次に、下層配線15a
とシールド壁の下半部15bとで囲まれる凹部に絶縁膜
(芯線導体11およびシールド用導体15間の絶縁膜)
13の一部である樹脂13aが埋め込まれる(図3
(C))。次に、この樹脂13a上に芯線導体11が形
成される。次に、シールド壁の上半部15cが形成され
る。次に、シールド壁の上半部15cで囲われる凹部に
絶縁膜13の残部である樹脂13bが埋め込まれる。次
に、この埋め込まれた樹脂上13bに、シールド壁の上
半部15cに接し、シールド用導体15の一部である上
層配線15dが形成され、同軸構造の配線19が得られ
る(図5(D))。なお、図5(D)において、15x
は、芯線導体11形成時にシールド壁の下半部15b上
に形成した導体部分である。
2. Description of the Related Art As a wiring structure suitable for transmitting high frequency signals and reducing crosstalk between adjacent wires,
Coaxial structure wiring is known. As shown in the cross-sectional view of FIG. 5D, this is a structure in which a core conductor 11 is covered with an insulating film 13 and the insulating film 13 is covered with a shield conductor 15 to form a coaxial structure on a substrate 17. Of the wiring structure. As a conventional method for forming a wiring having a coaxial structure, for example, reference I (Thin Film Multichip Modules), (199
2), especially on page 36 of FIG. There was a disclosed method in the left corner of each figure of 23.1). This method will be described with reference to FIGS. First, the lower wiring 15 that is a part of the shield conductor 15 is formed on the base substrate 17.
a is formed (FIG. 5A). This lower layer wiring 15a becomes a grounding wiring. Next, the lower half portion 15 of the shield wall, which is a part of the shield conductor, is contacted with the lower layer wiring 15a.
b is formed (FIG. 5 (B)). Next, the lower wiring 15a
An insulating film (an insulating film between the core conductor 11 and the shield conductor 15) in the recess surrounded by the lower half portion 15b of the shield wall.
Resin 13a which is a part of 13 is embedded (FIG. 3).
(C)). Next, the core conductor 11 is formed on the resin 13a. Next, the upper half portion 15c of the shield wall is formed. Next, the resin 13b which is the rest of the insulating film 13 is embedded in the recess surrounded by the upper half portion 15c of the shield wall. Next, the upper layer wiring 15d which is a part of the shield conductor 15 is formed on the embedded resin upper portion 13b in contact with the upper half portion 15c of the shield wall, and the coaxial wiring 19 is obtained (see FIG. D)). Note that in FIG. 5D, 15x
Is a conductor portion formed on the lower half portion 15b of the shield wall when the core conductor 11 is formed.

【0003】[0003]

【発明が解決しようとする課題】しかしながら、上述の
従来方法では、下層配線15a、シールド壁の下半部1
5b、導体部分15x、シールド壁の上半部15cおよ
び上層配線15dをそれぞれ所定の位置関係で順次積層
してゆく必要があるため、これらの積層ズレを考慮する
とシールド壁15b,15c,15x各々の厚さは薄く
できない。したがって、高密度配線をするにもおのずと
限界がある。また、シールド用導体用の導電体15a,
15b,15x,15c,15dを順次に積層し、か
つ、樹脂の埋め込みを2回必要とするというように、製
造工程が複雑であることから、歩留りの点でも問題があ
ると考えられる。
However, in the above-mentioned conventional method, the lower layer wiring 15a and the lower half portion 1 of the shield wall are formed.
5b, the conductor portion 15x, the upper half portion 15c of the shield wall, and the upper layer wiring 15d must be sequentially laminated in a predetermined positional relationship. Therefore, in consideration of these lamination deviations, each of the shield walls 15b, 15c, and 15x is It cannot be thin. Therefore, there is naturally a limit to the high-density wiring. In addition, the conductor 15a for the shield conductor,
Since the manufacturing process is complicated such that 15b, 15x, 15c and 15d are sequentially laminated and the resin needs to be embedded twice, it is considered that there is also a problem in yield.

【0004】[0004]

【課題を解決するための手段】そこで、この発明では、
下地基板上に、芯線導体を絶縁膜で覆い該絶縁膜をシー
ルド用導体で覆った構成の同軸構造の配線を、形成する
に当たり、以下の(a)〜(f) の工程を含むことを特徴と
する。
Therefore, according to the present invention,
The following steps (a) to (f) are included in forming a coaxial wiring having a structure in which a core conductor is covered with an insulating film and the insulating film is covered with a shield conductor on a base substrate. And

【0005】(a) 凹部を有する誘電体の構造体を形成す
る工程。
(A) A step of forming a dielectric structure having a recess.

【0006】(b) この凹部を有する誘電体の構造体上
に、シールド用導体の一部を形成するための第1の導体
薄膜を、形成する工程。
(B) A step of forming a first conductor thin film for forming a part of the shield conductor on the dielectric structure having the recess.

【0007】(c) この第1の導体薄膜の形成が済んだ構
造体の凹部に、絶縁膜の一部となる誘電体膜を形成する
工程。
(C) A step of forming a dielectric film, which will be a part of the insulating film, in the recess of the structure on which the first conductor thin film has been formed.

【0008】(d) 前記凹部に形成された誘電体膜上に芯
線導体を形成する工程。
(D) A step of forming a core conductor on the dielectric film formed in the recess.

【0009】(e) 芯線導体の形成が済んだ試料上に、前
記絶縁膜の残りの部分となる誘電体膜を形成する工程。
(E) A step of forming a dielectric film to be the remaining portion of the insulating film on the sample on which the core conductor has been formed.

【0010】(f) 該残りの部分となる誘電体膜表面に、
第1の導体薄膜に接し、前記シールド用導体の残りの部
分となる第2の導体薄膜を、形成する工程。
(F) On the surface of the dielectric film to be the remaining portion,
A step of forming a second conductor thin film which is in contact with the first conductor thin film and becomes the remaining portion of the shield conductor.

【0011】[0011]

【作用】この発明の構成によれば、凹部を有する誘電体
の構造体における当該凹部上に、同軸構造の配線の下半
部を、セルフアライン的に形成出来る。また、芯線導体
の形成が済んだ試料上に同軸構造の配線における絶縁膜
の残りの部分である誘電体膜を形成する際の、この誘電
体膜と凹部内に既に形成してある誘電体膜との位置合わ
せ精度は、シールド壁を位置合わせする必要があった従
来技術に比べ、緩くて済む。また、芯線導体を覆うよう
に形成した誘電体膜上に第2の導体金属を形成すること
で、シールド用導体が完成される。
According to the structure of the present invention, the lower half of the coaxial wiring can be formed in a self-aligned manner on the recess of the dielectric structure having the recess. Further, when forming a dielectric film which is the remaining portion of the insulating film in the coaxial wiring on the sample on which the core conductor has been formed, this dielectric film and the dielectric film already formed in the concave portion The alignment accuracy with the and can be looser compared to the prior art in which it was necessary to align the shield wall. Further, the shield conductor is completed by forming the second conductor metal on the dielectric film formed so as to cover the core conductor.

【0012】[0012]

【実施例】以下、図1〜図4を参照してこの発明の実施
例について説明する。ここで、これら図は実施例の形成
工程中の主な工程での試料の様子を配線の長手方向と直
交する方向で切った断面図によって示した工程図であ
る。しかしながら、これらの図はこの発明を理解出来る
程度に各構成成分の寸法、形状及び配置関係を概略的に
示してある。また、説明に用いる各図において同様な構
成成分は同一の番号を付して示し、その重複する説明を
省略することもある。
DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENT An embodiment of the present invention will be described below with reference to FIGS. Here, these drawings are process diagrams showing the state of the sample in the main process of the forming process of the embodiment by a cross-sectional view taken in a direction orthogonal to the longitudinal direction of the wiring. However, these drawings schematically show the dimensions, shapes, and positional relationships of the respective constituents so that the present invention can be understood. Further, in each drawing used for the explanation, the same constituents are denoted by the same reference numerals, and the duplicated explanation may be omitted.

【0013】先ず、凹部を有する誘電体の構造体を形成
する。この実施例ではこの構造体を次のように形成す
る。はじめに、下地基板21を用意し、この下地基板2
1上に誘電体層23を形成する(図1(A))。下地基
板は、セラミックス基板、ガラスエポキシ基板、半導体
基板など、同軸構造の配線を形成したい種々のものとで
きる。また、誘電体層23は、この実施例では感光性を
有しかつネガ型の誘電体材料の層で構成している。感光
性を有した誘電体材料として例えば感光性ポリイミド樹
脂、感光性エポキシ樹脂などを挙げることが出来る。こ
のような感光性を有した誘電体材料の層の形成は、スピ
ンコーティング法、バーコーティング法、スプレーコー
ティング法など任意好適な方法で行なえる。
First, a dielectric structure having a recess is formed. In this embodiment, this structure is formed as follows. First, the base substrate 21 is prepared, and the base substrate 2
A dielectric layer 23 is formed on the substrate 1 (FIG. 1 (A)). The base substrate may be various substrates such as a ceramic substrate, a glass epoxy substrate, or a semiconductor substrate on which wiring having a coaxial structure is desired to be formed. Further, the dielectric layer 23 is composed of a layer of a negative dielectric material having photosensitivity in this embodiment. Examples of the dielectric material having photosensitivity include photosensitive polyimide resin and photosensitive epoxy resin. The dielectric material layer having such photosensitivity can be formed by any suitable method such as a spin coating method, a bar coating method, and a spray coating method.

【0014】次に、この誘電体層23に対し、所定部分
(凹部形成予定部分と対応する部分)が遮光部25aと
されているホトマスク25を介し、露光をする。次に、
この露光済みの誘電体層23を現像する。そして残存し
た誘電体層を硬化させる。これにより、凹部23aを有
する誘電体の構造体23xを得る。ここで、凹部23a
の深さ、幅、平面的な形状は、形成したい同軸構造の配
線の仕様に応じ決定されるものである。また、この発明
でいう凹部を有する誘電体の構造体とは、凹部の底部や
壁部がいずれも誘電体で構成されている場合、また、凹
部の一部例えば底部が導体や半導体で構成されている場
合のいずれも含む意味である。前者の具体例としては、
誘電体基板自体に溝を形成して凹部を得る場合、後者の
具体例としては例えば半導体基板上に誘電体層を形成し
この誘電体層の一部を半導体基板が露出されるまで除去
しこの除去跡を凹部とする場合(誘電体層の一部を畝状
に残存させ畝間を凹部とする場合)が挙げられる。
Next, the dielectric layer 23 is exposed through a photomask 25 having a predetermined portion (a portion corresponding to a portion where a concave portion is to be formed) as a light shielding portion 25a. next,
The exposed dielectric layer 23 is developed. Then, the remaining dielectric layer is cured. As a result, a dielectric structure 23x having the recess 23a is obtained. Here, the recess 23a
The depth, width, and planar shape of the are determined according to the specifications of the wiring of the coaxial structure to be formed. The term “dielectric structure having a recess” as used in the present invention means that when the bottom and the wall of the recess are both made of a dielectric, a part of the recess, for example, the bottom is made of a conductor or a semiconductor. It is meant to include both cases. As a concrete example of the former,
When a groove is formed in the dielectric substrate itself to obtain a recess, a concrete example of the latter is, for example, forming a dielectric layer on a semiconductor substrate and removing a part of this dielectric layer until the semiconductor substrate is exposed. The case where the removal trace is formed as a recess (the case where a part of the dielectric layer is left in a ridge shape and the ridge is formed as a recess) is exemplified.

【0015】次に、凹部23aを有する誘電体の構造体
23x上に、シールド用導体の一部を形成するための第
1の導体薄膜27を、形成する(図1(C))。第1の
導体薄膜27は設計に応じた任意の材料の薄膜とできる
が、好ましくは抵抗率の低い金属薄膜が良い。これに限
られないが、例えば銅の薄膜は第1の導体薄膜27とし
て好適である。また、第1の導体薄膜27の形成方法は
任意好適な方法とできる。例えば、無電解めっき法、蒸
着法、スパッタ法などが第1の導体薄膜27の形成法と
して挙げられる。なお、第1の導体薄膜27の、構造体
23x及び下地基板21に対する主に密着強度を向上さ
せるために、構造体23x及び下地基板21に対し好適
な表面処理を行なう場合があっても良い。
Next, a first conductor thin film 27 for forming a part of the shield conductor is formed on the dielectric structure 23x having the recess 23a (FIG. 1C). The first conductor thin film 27 can be a thin film of any material according to the design, but is preferably a metal thin film having a low resistivity. Although not limited to this, for example, a copper thin film is suitable as the first conductor thin film 27. Further, the method of forming the first conductor thin film 27 can be any suitable method. For example, an electroless plating method, a vapor deposition method, a sputtering method or the like can be cited as a method for forming the first conductor thin film 27. In addition, in order to mainly improve the adhesion strength of the first conductor thin film 27 to the structure 23x and the base substrate 21, a suitable surface treatment may be performed on the structure 23x and the base substrate 21.

【0016】次に、第1の導体薄膜27の形成が済んだ
構造体23xの前記凹部23aに、絶縁膜(芯線導体及
びシールド用導体間の絶縁膜)の一部となる誘電体膜2
9を形成する(図2(A),(B))。誘電体膜29は
凹部23a周辺の表面と連続する平坦な面となっている
のが好ましい。こうすると、後の芯線導体の形成が容易
に行なえるからであり、しかも、凹部23の周囲の第1
の導体薄膜27部分が露出されるので後に形成される第
2の導体薄膜がこの第1の導体薄膜と容易に接するよう
になりシールド用導体の形成が容易に行なえるからであ
る。このため、この実施例では、第1の導体薄膜27の
形成が済んだ構造体23x全面に、スピンコーティング
法、バーコーティング法、スプレーコーティング法など
の任意好適な方法で、凹部23aを充分に埋めかつその
表面がなるべく平坦になるよう誘電体膜29を形成し
(図2(A))、その後、この誘電体膜を例えば酸素プ
ラズマによりエッチバックする(図2(B))。このエ
ッチバックの終点は、凹部23a周辺の第1の導体薄膜
27部分の表面が露出される時点とする。
Next, in the recess 23a of the structure 23x on which the first conductor thin film 27 has been formed, the dielectric film 2 which is a part of the insulating film (insulating film between the core conductor and the shield conductor).
9 is formed (FIGS. 2A and 2B). The dielectric film 29 is preferably a flat surface that is continuous with the surface around the recess 23a. This is because it is possible to easily form the core conductor later, and moreover, the first conductor around the recess 23 is formed.
Since the conductor thin film 27 is exposed, the second conductor thin film to be formed later can easily come into contact with the first conductor thin film and the shield conductor can be easily formed. Therefore, in this embodiment, the recess 23a is sufficiently filled on the entire surface of the structure 23x on which the first conductor thin film 27 has been formed by any suitable method such as spin coating, bar coating, and spray coating. Further, the dielectric film 29 is formed so that the surface thereof is as flat as possible (FIG. 2A), and then this dielectric film is etched back by oxygen plasma, for example (FIG. 2B). The end point of this etch back is the time when the surface of the first conductor thin film 27 portion around the recess 23a is exposed.

【0017】なお、第1の導体薄膜27がエッチバック
によってエッチングされてしまう材料で構成されている
ものである場合は、第1の導体薄膜27表面に耐プラズ
マエッチング性の良好な任意の膜(図示せず)を予め形
成するのが望ましい。また、誘電体膜29の形成に当た
っては誘電体を複数回塗布するようにし所望の厚さ及び
表面状態の誘電体膜を得るようにする場合があっても良
い。また、誘電体膜27を構成する樹脂の種類によって
は表面が平坦化されにくいものもある。例えば硬化時に
収縮が大きな樹脂はこれに該当し易い。その場合は、誘
電体膜29に平坦化犠牲層(図示せず)を設けるように
しても良い。
When the first conductor thin film 27 is made of a material that is etched back by etch back, an arbitrary film (with good plasma etching resistance) is formed on the surface of the first conductor thin film 27. It is desirable to pre-form (not shown). Further, in forming the dielectric film 29, the dielectric film may be applied a plurality of times to obtain a dielectric film having a desired thickness and surface condition. Further, depending on the type of resin forming the dielectric film 27, the surface may not be flattened easily. For example, a resin having a large shrinkage during curing is likely to fall under this. In that case, a flattening sacrificial layer (not shown) may be provided on the dielectric film 29.

【0018】次に、誘電体膜29上に芯線導体を形成す
る。この実施例ではこれを次の手順で行なう。先ず、エ
ッチバックの済んだ試料上に電解めっきの電流供給用薄
膜31を形成する(図2(C))。この際、電流供給用
薄膜31の、誘電体膜29や第1の導体薄膜27に対す
る主に密着強度を高めるために、この試料に対し好適な
表面処理を行なっても良い。次に、電流供給用薄膜31
上にレジスト例えばポジ型レジストを塗布し、次いで、
このレジストに対し、芯線導体形成予定部分に対応する
部分以外の部分が遮光部33aとされたホトマスク33
を介し露光をし、次いで、このレジストを現像してレジ
ストパターン35を得る(図3(A))。このレジスト
パターン35は、電流供給用薄膜31の所定部分(芯線
導体形成予定領域に対応する部分)を露出しそれ以外は
覆うものとなる。次に、この試料を電解めっき液中に入
れ、電流供給用薄膜31に通電する。電流供給用薄膜3
1のレジストパターン35で覆われていない部分にめっ
きがなされるので、所望の芯線導体37が形成される
(図3(B))。なお、芯線導体37の形成材料は設計
に応じた任意の材料とできるが好ましくは抵抗率の低い
金属が良い。これに限られないが、例えば銅は芯線導体
の構成材料として好適である。
Next, a core conductor is formed on the dielectric film 29. In this embodiment, this is done according to the following procedure. First, a thin film 31 for current supply of electrolytic plating is formed on a sample that has been etched back (FIG. 2C). At this time, a suitable surface treatment may be performed on this sample in order to mainly improve the adhesion strength of the current supply thin film 31 to the dielectric film 29 and the first conductor thin film 27. Next, the current supply thin film 31
Apply a resist, for example, a positive type resist, and then,
With respect to this resist, a photomask 33 in which a portion other than the portion corresponding to the portion where the core conductor is to be formed is the light shielding portion 33a
Exposure is performed, and then the resist is developed to obtain a resist pattern 35 (FIG. 3A). The resist pattern 35 exposes a predetermined portion (a portion corresponding to the core conductor formation planned region) of the current supply thin film 31 and covers the other portion. Next, this sample is placed in an electrolytic plating solution, and the current supply thin film 31 is energized. Current supply thin film 3
Since the portion not covered with the resist pattern 35 of No. 1 is plated, the desired core conductor 37 is formed (FIG. 3 (B)). The material for forming the core wire conductor 37 may be any material according to the design, but a metal having a low resistivity is preferable. Although not limited to this, for example, copper is suitable as a constituent material of the core conductor.

【0019】レジストパターン35を除去した後、電流
供給用薄膜31の不要部分を例えば好適なエッチング手
段により除去する(図3(C))。この際に芯線導体3
7もいくらかエッチングされることもあるが、電流供給
用薄膜31の膜厚に比べ芯線導体37の膜厚は充分に厚
いので問題とならない。
After removing the resist pattern 35, unnecessary portions of the current supply thin film 31 are removed by, for example, a suitable etching means (FIG. 3C). At this time, the core conductor 3
7 may be etched to some extent, but this is not a problem because the thickness of the core conductor 37 is sufficiently thicker than the thickness of the current supply thin film 31.

【0020】なお、芯線導体37の形成方法は上記電解
めっき法にかぎられず、無電解めっき法、蒸着法とリソ
グラフィ技術とを組み合わせた方法など任意好適な方法
とできる。
The method of forming the core conductor 37 is not limited to the electrolytic plating method described above, and may be any suitable method such as an electroless plating method or a method combining a vapor deposition method and a lithography technique.

【0021】次に、芯線導体37の形成が済んだ試料上
に、芯線導体及びシールド用導体間の絶縁膜の残りの部
分となる誘電体膜を形成する(図4(A)、(B))。
これをこの実施例では次のように行なう。先ず、芯線導
体37の形成が済んだ試料上に、誘電体層39を形成す
る(図4(A))。この実施例では、誘電体層39を、
誘電体層23と同じく、感光性を有しかつネガ型の誘電
体材料の層で構成する。次に、この誘電体層39に対
し、所定部分(誘電体層39の、同軸構造における絶縁
膜として残したい部分と対応する部分以外の部分)が遮
光部41aとされたホトマスク41を介し露光をする。
次に、この露光済みの誘電体層39を現像する。そし
て、現像後に残存している誘電体層を硬化させる。これ
により、芯線導体及びシールド用導体間の絶縁膜の残り
の部分となる誘電体膜39aが得られる(図4
(B))。
Next, a dielectric film to be the remaining portion of the insulating film between the core conductor and the shield conductor is formed on the sample on which the core conductor 37 has been formed (FIGS. 4A and 4B). ).
This is done as follows in this embodiment. First, the dielectric layer 39 is formed on the sample on which the core conductor 37 has been formed (FIG. 4A). In this embodiment, the dielectric layer 39 is
Like the dielectric layer 23, it is composed of a layer of a negative dielectric material having photosensitivity. Next, this dielectric layer 39 is exposed through a photomask 41 in which a predetermined portion (a portion of the dielectric layer 39 other than a portion corresponding to a portion to be left as an insulating film in the coaxial structure) serves as a light shielding portion 41a. To do.
Next, the exposed dielectric layer 39 is developed. Then, the dielectric layer remaining after development is cured. As a result, the dielectric film 39a, which is the remaining portion of the insulating film between the core conductor and the shield conductor, is obtained (FIG. 4).
(B)).

【0022】次に、誘電体膜39a表面に、前記第1の
導体薄膜27に接する第2の導体薄膜であってシールド
用導体の残りの部分となる第2の導体薄膜43を形成す
る(図4(C))。もちろん、第2の導体薄膜43の形
成面積は誘電体膜39a表面以外の部分に及ぶ場合があ
っても良い。この図4(C)の構造においてIで示した
各部分が1つの同軸構造の配線にそれぞれ当たる。な
お、第2の導体薄膜43の形成は、無電解めっき法、蒸
着法、またはスパッタ法などの任意の成膜方法とリソグ
ラフィ法とによりおこなえる。また、第2の導体薄膜4
3の、誘電体膜39などとの密着強度を高めるために、
誘電対膜39a、第1の導体薄膜27に表面処理を施す
場合があっても良い。また、第2の導体薄膜43は任意
好適な材料で構成できるが、熱膨張係数などの関係から
第1の導体薄膜27の構成材料と同じとするのが良い。
ただし、機能の異なる金属を第1の導体薄膜および第2
の導体薄膜で使い分けるようにして配線の機能を高める
場合があっても良い。
Next, on the surface of the dielectric film 39a, a second conductor thin film 43, which is the second conductor thin film in contact with the first conductor thin film 27 and is the remaining portion of the shield conductor, is formed (FIG. 4 (C)). Of course, the formation area of the second conductor thin film 43 may extend to a portion other than the surface of the dielectric film 39a. In the structure of FIG. 4 (C), each part indicated by I corresponds to one coaxial structure wiring. The second conductive thin film 43 can be formed by an arbitrary film forming method such as an electroless plating method, a vapor deposition method, or a sputtering method and a lithographic method. In addition, the second conductor thin film 4
In order to increase the adhesion strength of the dielectric film 39, etc.
Surface treatment may be performed on the dielectric film 39a and the first conductor thin film 27. The second conductor thin film 43 can be made of any suitable material, but is preferably the same as the constituent material of the first conductor thin film 27 in view of the thermal expansion coefficient and the like.
However, a metal having a different function is used for the first conductor thin film and the second conductor thin film.
There may be a case where the function of the wiring is enhanced by selectively using the conductor thin film.

【0023】上述においてはこの発明の同軸構造の配線
の形成方法の実施例について説明したが、この発明は上
述の実施例にかぎられない。
Although the embodiment of the method for forming the wiring having the coaxial structure of the present invention has been described above, the present invention is not limited to the above embodiment.

【0024】例えば、上述の実施例では、凹部を有する
誘電体の構造体23xの形成材料と、芯線導体およびシ
ールド用導体間の絶縁膜とする誘電体膜29、39aの
形成材料とを同じとした例を示した。しかし構造体23
xを構成する誘電体と、芯線導体およびシールド用導体
間の絶縁膜とする誘電体膜29、39aとは異なる材料
のものとしても良い。例えば、誘電率が異なる2種の誘
電体材料を用いる等である。そうする方が、配線の伝送
特性をより良好なものとできる場合があるからである。
ただしその場合は、シールド用導体内部の誘電体膜2
9,39aを硬化する際の熱によりシールド用導体外部
の誘電体即ち構造体23xの変形が生じないように、ま
た、シールド用導体内外の誘電体間で反応が生じないよ
うに材料を選択する。
For example, in the above-described embodiment, the material for forming the dielectric structure 23x having the recess is the same as the material for forming the dielectric films 29, 39a serving as insulating films between the core conductor and the shield conductor. An example was given. But structure 23
The dielectric material forming x and the dielectric films 29 and 39a serving as insulating films between the core conductor and the shield conductor may be made of different materials. For example, two types of dielectric materials having different dielectric constants are used. This is because doing so may improve the transmission characteristics of the wiring in some cases.
However, in that case, the dielectric film 2 inside the shield conductor
The material is selected so that the dielectric outside the shield conductor, that is, the structure 23x, is not deformed by the heat when the 9, 39a is cured, and the reaction between the dielectric inside and outside the shield conductor does not occur. .

【0025】また、凹部を有する誘電体の構造体23x
や芯線導体およびシールド用導体間の絶縁膜を形成する
ための誘電体は感光性を有していないものであってもも
ちろん良い。この場合は、凹部の形成や、芯線導体上に
誘電体膜を選択的に残すことは、公知のリソグラフィ技
術と公知のドライエッチングやウエットエッチング技術
とによって行なえば良い。
Further, a dielectric structure 23x having a recess is formed.
Of course, the dielectric for forming the insulating film between the core conductor and the shield conductor may not have photosensitivity. In this case, the formation of the recess and the selective leaving of the dielectric film on the core conductor may be performed by a known lithography technique and a known dry etching or wet etching technique.

【0026】また、上述の実施例では凹部に形成した誘
電体の平坦化をエッチバック法により行なっていたが、
平坦化技術はこれにかぎられない。例えば、物理的な研
磨法により平坦化を行なっても良い。
In the above embodiment, the dielectric formed in the recess is flattened by the etch back method.
The flattening technology is not limited to this. For example, flattening may be performed by a physical polishing method.

【0027】また、上述の実施例では一層の同軸構造の
配線を形成する例を説明したが、この発明の方法は同軸
構造の配線を多層に有する多層配線構造の形成にももち
ろん適用できる。
Further, although the above-mentioned embodiment has explained the example of forming the wiring of the coaxial structure of one layer, the method of the present invention can of course be applied to the formation of a multilayer wiring structure having a plurality of wirings of the coaxial structure.

【0028】[0028]

【発明の効果】上述した説明からも明らかなように、こ
の発明の同軸構造の配線の形成方法によれば、凹部を有
する誘電体の構造体を形成し、この構造体上にシールド
用導体の一部を形成するための第1の導体薄膜を形成
し、この第1の導体薄膜の形成が済んだ構造体の凹部に
絶縁膜の一部となる誘電体膜を形成し、この誘電体膜上
に芯線導体を形成し、この芯線導体の形成が済んだ試料
上に絶縁膜の残りの部分となる誘電体膜を形成し、その
後、シールド用導体の残りの部分となる第2の導体薄膜
を形成する。したがって、凹部上に、同軸構造の配線の
下半部を、セルフアライン的に形成出来る。また、芯線
導体の形成が済んだ試料上に同軸構造の配線における絶
縁膜の残りの部分である誘電体膜を形成する際の、この
誘電体膜と凹部内に既に形成してある誘電体膜との位置
合わせ精度も、シールド壁を位置合わせする必要があっ
た従来技術に比べ、緩くて済む。そして、この誘電体膜
上に第2の配線金属を形成することで、シールド用導体
が完成される。このため、シールド壁を順次積層してい
た従来技術に比べシールド用導体の厚さを薄く(一般的
な配線金属膜の厚さ程度に薄く)できるので、高密度に
配線を形成出来る。また、従来方法に比べ、マスク合わ
せ精度が緩い条件でかつ簡易な工程で所望の同軸構造の
配線を形成できるから、例えば特性インピーダンスの変
化が少ない同軸構造の配線を安定に形成出来る。
As is apparent from the above description, according to the coaxial wiring forming method of the present invention, a dielectric structure having a recess is formed and a shield conductor is formed on the structure. A first conductor thin film for forming a part is formed, and a dielectric film which will be a part of the insulating film is formed in the recess of the structure in which the first conductor thin film has been formed. A core conductor is formed on the core, a dielectric film that is the remaining portion of the insulating film is formed on the sample on which the core conductor has been formed, and then a second conductor thin film that is the remaining portion of the shield conductor. To form. Therefore, the lower half of the coaxial wiring can be formed on the recess in a self-aligned manner. Further, when forming a dielectric film which is the remaining portion of the insulating film in the coaxial wiring on the sample on which the core conductor has been formed, this dielectric film and the dielectric film already formed in the concave portion The alignment accuracy with the and can also be looser compared to the prior art in which it was necessary to align the shield wall. Then, by forming a second wiring metal on the dielectric film, the shield conductor is completed. Therefore, the thickness of the shield conductor can be made smaller (thinner than the thickness of a general wiring metal film) as compared with the conventional technique in which the shield walls are sequentially laminated, and thus wiring can be formed with high density. Further, as compared with the conventional method, the wiring of the desired coaxial structure can be formed under the condition that the mask alignment accuracy is loose and the simple process, so that the wiring of the coaxial structure with a small change in the characteristic impedance can be stably formed.

【図面の簡単な説明】[Brief description of drawings]

【図1】(A)〜(C)は、実施例の説明に供する工程
図である。
FIG. 1A to FIG. 1C are process drawings for explaining an example.

【図2】(A)〜(C)は、実施例の説明に供する図1
に続く工程図である。
2A to 2C are diagrams for explaining the embodiment.
FIG.

【図3】(A)〜(C)は、実施例の説明に供する図2
に続く工程図である。
3A to 3C are diagrams for explaining an embodiment.
FIG.

【図4】(A)〜(C)は、実施例の説明に供する図3
に続く工程図である。
4A to 4C are diagrams for explaining the embodiment.
FIG.

【図5】従来技術の説明に供する図である。FIG. 5 is a diagram for explaining a conventional technique.

【符号の説明】[Explanation of symbols]

21:下地基板 23a:凹部 23:誘電体層(感光性を有しかつネガ型の誘電体材料
の層) 23x:凹部を有する誘電体の構造体 25a:遮光部 25:ホトマスク 27:第1の導体薄膜 29:誘電体膜 31:電解めっきの電流供給用薄膜 33a:遮光部 33:ホトマスク 35:レジストパターン 37:芯線導体 39:誘電体層(感光性を有しかつネガ型の誘電体材料
の層) 41a:遮光部 41:ホトマスク 43:第2の導体薄膜
21: Base Substrate 23a: Recess 23: Dielectric Layer (Photosensitive and Negative Dielectric Material Layer) 23x: Dielectric Structure Having Recess 25a: Light-Shielding Part 25: Photomask 27: First Conductor thin film 29: Dielectric film 31: Electrolytic plating current supply thin film 33a: Light-shielding portion 33: Photomask 35: Resist pattern 37: Core conductor 39: Dielectric layer (photosensitive and negative dielectric material Layer) 41a: Light-shielding part 41: Photomask 43: Second conductor thin film

───────────────────────────────────────────────────── フロントページの続き (72)発明者 井口 泰男 東京都港区虎ノ門1丁目7番12号 沖電気 工業株式会社内 ─────────────────────────────────────────────────── ─── Continuation of the front page (72) Inventor Yasuo Iguchi 1-7-12 Toranomon, Minato-ku, Tokyo Oki Electric Industry Co., Ltd.

Claims (3)

【特許請求の範囲】[Claims] 【請求項1】 下地基板上に、芯線導体を絶縁膜で覆い
該絶縁膜をシールド用導体で覆った構成の同軸構造の配
線を、形成するに当たり、 凹部を有する誘電体の構造体を形成する工程と、 該凹部を有する誘電体の構造体上に、シールド用導体の
一部を形成するための第1の導体薄膜を、形成する工程
と、 該第1の導体薄膜の形成が済んだ構造体の前記凹部に、
絶縁膜の一部となる誘電体膜を形成する工程と、 前記凹部に形成された誘電体膜上に芯線導体を形成する
工程と、 芯線導体の形成が済んだ試料上に、前記絶縁膜の残りの
部分となる誘電体膜を形成する工程と、 該残りの部分となる誘電体膜表面に、前記第1の導体薄
膜に接し、前記シールド用導体の残りの部分となる第2
の導体薄膜を、形成する工程とを含むことを特徴とする
同軸構造の配線の形成方法。
1. A dielectric structure having a recess is formed on a base substrate for forming a wiring having a coaxial structure in which a core conductor is covered with an insulating film and the insulating film is covered with a shield conductor. A step of forming a first conductor thin film for forming a part of a shield conductor on the dielectric structure having the recess, and a structure in which the first conductor thin film has been formed In the recess of the body,
A step of forming a dielectric film that becomes a part of the insulating film, a step of forming a core conductor on the dielectric film formed in the recess, and a step of forming the core conductor on the sample on which the core conductor has been formed. A step of forming a dielectric film to be the remaining portion, and a second film to be the remaining portion of the shield conductor, which is in contact with the first conductor thin film on the surface of the dielectric film to be the remaining portion.
And a step of forming the conductor thin film, the method for forming a wiring having a coaxial structure.
【請求項2】 請求項1に記載の同軸構造の配線の形成
方法において、 凹部に誘電体を形成する前記工程と芯線導体を形成する
前記工程との間に、前記誘電体膜を、該凹部周囲の面と
連続する面となるように平坦化する工程をさらに含むこ
とを特徴とする同軸構造の配線の形成方法。
2. The method for forming a wiring having a coaxial structure according to claim 1, wherein the dielectric film is provided between the step of forming a dielectric in the recess and the step of forming a core conductor. A method of forming a wiring having a coaxial structure, further comprising the step of flattening so as to be a surface continuous with a surrounding surface.
【請求項3】 請求項1または2に記載の同軸構造の配
線の形成方法において、 凹部を有する誘電体の構造体の構成材料と、前記絶縁膜
を構成する誘電体膜の構成材料とを違えることを特徴と
する同軸構造の配線の形成方法。
3. The method of forming a wiring having a coaxial structure according to claim 1, wherein a constituent material of a dielectric structure having a recess and a constituent material of a dielectric film forming the insulating film are different from each other. A method for forming a wiring having a coaxial structure, which is characterized by the above.
JP9139094A 1994-04-28 1994-04-28 Method of forming wiring with coaxial structure Expired - Fee Related JP2938341B2 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP9139094A JP2938341B2 (en) 1994-04-28 1994-04-28 Method of forming wiring with coaxial structure

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP9139094A JP2938341B2 (en) 1994-04-28 1994-04-28 Method of forming wiring with coaxial structure

Publications (2)

Publication Number Publication Date
JPH07297590A true JPH07297590A (en) 1995-11-10
JP2938341B2 JP2938341B2 (en) 1999-08-23

Family

ID=14025056

Family Applications (1)

Application Number Title Priority Date Filing Date
JP9139094A Expired - Fee Related JP2938341B2 (en) 1994-04-28 1994-04-28 Method of forming wiring with coaxial structure

Country Status (1)

Country Link
JP (1) JP2938341B2 (en)

Cited By (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH09181480A (en) * 1995-12-27 1997-07-11 Nec Corp Method for forming coaxial wiring pattern
JP2003513456A (en) * 1999-11-05 2003-04-08 アンテルユニヴェルシテール・ミクロ−エレクトロニカ・サントリュム・ヴェー・ゼッド・ドゥブルヴェ Manufacturing method of laminated printed circuit board
WO2005091688A1 (en) * 2004-03-17 2005-09-29 Yoshinogawa Electric Wire & Cable Co. Ltd. Flexible printed wiring board and process for producing the same
JP2012243857A (en) * 2011-05-17 2012-12-10 Hitachi Ltd Printed board and manufacturing method of printed board

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US10651526B2 (en) 2016-08-16 2020-05-12 Samsung Electronics Co., Ltd. Flexible flat cable comprising stacked insulating layers covered by a conductive outer skin and method for manufacturing

Cited By (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH09181480A (en) * 1995-12-27 1997-07-11 Nec Corp Method for forming coaxial wiring pattern
JP2003513456A (en) * 1999-11-05 2003-04-08 アンテルユニヴェルシテール・ミクロ−エレクトロニカ・サントリュム・ヴェー・ゼッド・ドゥブルヴェ Manufacturing method of laminated printed circuit board
WO2005091688A1 (en) * 2004-03-17 2005-09-29 Yoshinogawa Electric Wire & Cable Co. Ltd. Flexible printed wiring board and process for producing the same
JP2012243857A (en) * 2011-05-17 2012-12-10 Hitachi Ltd Printed board and manufacturing method of printed board

Also Published As

Publication number Publication date
JP2938341B2 (en) 1999-08-23

Similar Documents

Publication Publication Date Title
JP3935309B2 (en) Wiring circuit board and manufacturing method thereof
US4339305A (en) Planar circuit fabrication by plating and liftoff
US4770897A (en) Multilayer interconnection system for multichip high performance semiconductor packaging
EP0450381B1 (en) Multilayer interconnection structure
JPS5847858B2 (en) Wiring device and its manufacturing method
JPH0226392B2 (en)
US3615949A (en) Crossover for large scale arrays
US4298436A (en) Method of forming insulated conductors in a conductive medium and article thus formed
JPH07297590A (en) Method of forming wiring of coaxial structure
US3496072A (en) Multilayer printed circuit board and method for manufacturing same
JPS6155797B2 (en)
US4358339A (en) Method of fabrication of bubble domain device structures
JP2705253B2 (en) Conductive pattern forming method and magnetic head manufacturing method
JPH087222A (en) Thin film magnetic head and its production
KR100368979B1 (en) Method for forming multilayer metal wiring in semiconductor device
GB2184606A (en) Method of producing metallic thin film coil
JP2795475B2 (en) Printed wiring board and manufacturing method thereof
JPS61120315A (en) Production of thin film magnetic head
JP2664409B2 (en) Manufacturing method of hybrid integrated circuit
JPH06268377A (en) Manufacture of multilayer interconnection board
JPH0758438A (en) Circuit substrate and manufacture thereof
KR100372657B1 (en) Method for forming contact of semiconductor device
KR100220943B1 (en) Process for forming contact and semiconductor device therewith
JPH0562972A (en) Semiconductor device and manufacture thereof
JPS5821310A (en) Manufacture of planar type magnetic bubble element

Legal Events

Date Code Title Description
A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

Effective date: 19990601

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20090611

Year of fee payment: 10

S111 Request for change of ownership or part of ownership

Free format text: JAPANESE INTERMEDIATE CODE: R313111

S531 Written request for registration of change of domicile

Free format text: JAPANESE INTERMEDIATE CODE: R313531

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20090611

Year of fee payment: 10

R350 Written notification of registration of transfer

Free format text: JAPANESE INTERMEDIATE CODE: R350

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20100611

Year of fee payment: 11

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20110611

Year of fee payment: 12

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20110611

Year of fee payment: 12

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20120611

Year of fee payment: 13

S533 Written request for registration of change of name

Free format text: JAPANESE INTERMEDIATE CODE: R313533

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20120611

Year of fee payment: 13

R350 Written notification of registration of transfer

Free format text: JAPANESE INTERMEDIATE CODE: R350

LAPS Cancellation because of no payment of annual fees