JPH088526A - Mounting method for electronic part, printed wiring board and electronic part - Google Patents

Mounting method for electronic part, printed wiring board and electronic part

Info

Publication number
JPH088526A
JPH088526A JP6158199A JP15819994A JPH088526A JP H088526 A JPH088526 A JP H088526A JP 6158199 A JP6158199 A JP 6158199A JP 15819994 A JP15819994 A JP 15819994A JP H088526 A JPH088526 A JP H088526A
Authority
JP
Japan
Prior art keywords
pads
lead
leads
pad
solder
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP6158199A
Other languages
Japanese (ja)
Inventor
Naoki Shintaku
直樹 新宅
Tomoiku Nakagawa
智郁 中川
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Nippon Avionics Co Ltd
Original Assignee
Nippon Avionics Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Nippon Avionics Co Ltd filed Critical Nippon Avionics Co Ltd
Priority to JP6158199A priority Critical patent/JPH088526A/en
Publication of JPH088526A publication Critical patent/JPH088526A/en
Pending legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K1/00Printed circuits
    • H05K1/02Details
    • H05K1/11Printed elements for providing electric connections to or between printed circuits
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00Apparatus or processes for manufacturing printed circuits
    • H05K3/30Assembling printed circuits with electric components, e.g. with resistor
    • H05K3/32Assembling printed circuits with electric components, e.g. with resistor electrically connecting electric components or wires to printed circuits
    • H05K3/34Assembling printed circuits with electric components, e.g. with resistor electrically connecting electric components or wires to printed circuits by soldering
    • H05K3/341Surface mounted components
    • H05K3/3421Leaded components

Landscapes

  • Electric Connection Of Electric Components To Printed Circuits (AREA)
  • Structure Of Printed Boards (AREA)

Abstract

PURPOSE:To prevent generation of faulty soldering due to the deviation of part supply position by a method wherein at least a set of pad and lead, which are corresponding with each other, are formed widely in the direction of arrangement, and an electronic part is shifted to the appropriate position by the surface tension of fused solder. CONSTITUTION:Only a part of a lead 12 is different on an IC 10A. On the other hand, the pad 16, to be provided on a printed wiring board 14A, is formed in such a manner that it conforms to the leads 12 and 12A of the IC 10A. Solder and flux are fed to pads 16 and 16A, and the IC 10A is mounted by a mounter. As the lead 12A and the pad 16A, located at both ends of the IC 10A, have wide width, a part of them is overlapped, and the lead 12A and the pad 16A are prevented from coming off. When solder, which is melted by heating, is allowed to flow under the above-mentioned state, the IC 10A moves on the pads 16 and 16A by the surface tension of the molten solder 18A, and they are automatically corrected to the right position.

Description

【発明の詳細な説明】Detailed Description of the Invention

【0001】[0001]

【産業上の利用分野】本発明は、特に狭ピッチのリード
を有するICなどの実装に好適な電子部品の実装方法
と、この方法の実施に用いるプリント配線板および電子
部品に関するものである。
BACKGROUND OF THE INVENTION 1. Field of the Invention The present invention relates to a method for mounting electronic parts suitable for mounting ICs having leads with a narrow pitch, a printed wiring board used for carrying out this method, and an electronic part.

【0002】[0002]

【従来の技術】電子機器の小型化軽量化のために、電子
部品の小型化、高密度実装化が進んでいる。このためI
Cなどの電子部品を表面実装方式とすると共に、そのリ
ード間隔を一層狭くすることが求められている。例えば
リードのピッチを0.5mm以下に狭くしたものも用い
られている。
2. Description of the Related Art In order to reduce the size and weight of electronic equipment, electronic parts are becoming smaller and more densely mounted. Therefore I
It is required that the electronic components such as C be of the surface mounting type and that the lead interval be further narrowed. For example, a lead pitch narrowed to 0.5 mm or less is also used.

【0003】このような狭ピッチリードを有する電子部
品の例として、TSOP(THIN SMALL OUTLINE PACKAG
E)型のICの実装方法を図5〜7を用いて説明する。
図5はTSOP型ICの一例(FPT-20P-M04 )の斜視
図、図6はその実装時の位置ずれ状態を示すための図5
におけるVI矢視図、図7は実装方法の説明図である。
As an example of an electronic component having such a narrow pitch lead, TSOP (THIN SMALL OUTLINE PACKAG)
A method of mounting an E) type IC will be described with reference to FIGS.
FIG. 5 is a perspective view of an example of a TSOP type IC (FPT-20P-M04), and FIG. 6 is a view showing a position shift state at the time of mounting.
VI arrow view in FIG. 7, and FIG. 7 are explanatory views of the mounting method.

【0004】図5において符号10は長方型かつ板状の
パッケージを持ったICであり、その一対の短辺には2
0本のガルウィング型リード12が設けられている。リ
ード12は5本ずつの組に分けられ、パッケージ10の
両短辺には2組のリード12が広い間隔を空けて設けら
れている。すなわち図6に示すように、1つの組のリー
ド12のピッチは約0.5mm、リード間隔は0.3m
m、リード幅は0.2mmであり、隣接する組の間隔は
約1.3mmとなっている。
In FIG. 5, reference numeral 10 is an IC having a rectangular and plate-shaped package, and two ICs are provided on a pair of short sides.
Zero gull wing type leads 12 are provided. The leads 12 are divided into groups of five, and two pairs of leads 12 are provided at wide intervals on both short sides of the package 10. That is, as shown in FIG. 6, the lead 12 of one set has a pitch of about 0.5 mm and a lead interval of 0.3 m.
m, the lead width is 0.2 mm, and the interval between adjacent groups is about 1.3 mm.

【0005】このIC10が実装されるプリント配線板
14には、各リード12に対応する間隔をもってパッド
16が形成されている。すなわち表面に銅箔を接着した
銅張積層板にエッチングによって回路パターンを形成す
る際に、これらパッド16も同一処理により形成され
る。そしてこれらのパッド16には銅めっきが施され
る。
Pads 16 are formed at intervals corresponding to the leads 12 on the printed wiring board 14 on which the IC 10 is mounted. That is, when a circuit pattern is formed on a copper-clad laminate having a copper foil adhered on its surface by etching, these pads 16 are also formed by the same process. Then, these pads 16 are plated with copper.

【0006】これらのパッド16には図7(A)に示す
ようにはんだ18を供給する。このはんだ18を供給す
る方法は種々ある。例えばクリームはんだを各パッド1
6にスキージーを用いて印刷する方法や、パッド16以
外の部分をめっきレジストで覆いはんだを厚膜めっきす
る方法などがある。
Solder 18 is supplied to these pads 16 as shown in FIG. There are various methods for supplying the solder 18. For example, cream solder on each pad 1
6 includes a method of printing using a squeegee, and a method of covering a portion other than the pad 16 with a plating resist and performing thick film plating of solder.

【0007】このプリント配線板14のはんだ18の上
には、図7の(B)に示すように接着性を有するフラッ
クス20が供給される。例えばコンピュータ制御のディ
スペンサを用いて、パッド16の並び方向に沿いフラッ
クス20を連続塗布する。このフラックス20はIC1
0を実装する際にIC10を仮止めする接着剤になると
共に、はんだ付け表面を清浄化してはんだ付け性を向上
させる。
A flux 20 having adhesiveness is supplied onto the solder 18 of the printed wiring board 14 as shown in FIG. 7B. For example, the flux 20 is continuously applied along the arrangement direction of the pads 16 using a computer-controlled dispenser. This flux 20 is IC1
It serves as an adhesive that temporarily fixes the IC 10 when mounting 0, and also improves the solderability by cleaning the soldering surface.

【0008】次にIC10が自動実装機(マウンタ)か
ら所定の実装位置に運ばれ、第7図(C)に示すように
フラックス20により仮止めされる。すなわちIC10
の各リード12が、対応するパッド16の上に来るよう
に位置合せして仮止めする。このプリント配線板14は
全体が赤外線ヒータ22により加熱されると、はんだ1
8が溶融(リフロー)し、図7(D)のように各リード
12が対応するパッド16にはんだ付けされる。図7
(D)で18Aは溶融したはんだを示す。
Next, the IC 10 is carried from an automatic mounting machine (mounter) to a predetermined mounting position and temporarily fixed by a flux 20 as shown in FIG. 7 (C). That is, IC10
Each lead 12 is aligned and temporarily fixed so as to come on the corresponding pad 16. When the entire printed wiring board 14 is heated by the infrared heater 22, the solder 1
8 melts (reflows), and each lead 12 is soldered to the corresponding pad 16 as shown in FIG. 7 (D). Figure 7
In (D), 18A indicates molten solder.

【0009】[0009]

【従来の技術の問題点】ここにIC10の小型化、高密
度実装化に伴い、リード12のピッチが狭くなると、I
C10をマウンタによりパッド16上に供給する際の僅
かな位置ずれが問題になってくる。今リードピッチに比
較してマウンタによるIC10の供給位置のずれが十分
に小さければ、はんだ18がリフローした時の溶融はん
だ18の表面張力によって、リード12は対応するパッ
ド16の中央付近に移動する。すなわちリフローにより
自己補正が可能である。
2. Description of the Related Art Here, when the pitch of the leads 12 becomes narrower as the IC 10 becomes smaller and the density thereof becomes higher, I
A slight positional deviation when supplying C10 onto the pad 16 by the mounter becomes a problem. If the displacement of the supply position of the IC 10 by the mounter is sufficiently small as compared with the lead pitch, the lead 12 moves to the vicinity of the center of the corresponding pad 16 due to the surface tension of the molten solder 18 when the solder 18 reflows. That is, self-correction is possible by reflow.

【0010】しかしリードピッチが狭くなると、マウン
タによるIC10の位置ずれが相対的に大きくなり、例
えば図6に示すようにリード12がパッド16から外れ
た位置に仮止めされることが起り得る。この場合にはは
んだ18をリフローしても溶融はんだ18Aはリード1
2に接触せず、前記した表面張力による自己補正が行わ
れない。このためはんだ付け不良が発生することにな
る。
However, when the lead pitch is narrowed, the displacement of the IC 10 due to the mounter becomes relatively large, and the leads 12 may temporarily be fixed to the positions separated from the pads 16 as shown in FIG. 6, for example. In this case, even if the solder 18 is reflowed, the molten solder 18A is still attached to the lead 1
2 does not come into contact and the self-correction due to the surface tension is not performed. Therefore, soldering failure will occur.

【0011】[0011]

【発明の目的】本発明はこのような事情に鑑みなされた
ものであり、ICなどの表面実装部品をリフローはんだ
付けする場合に、部品供給位置のずれによるはんだ付け
不良の発生を防止することができる電子部品の実装方法
と、この方法の実施に直接使用するプリント配線板およ
び電子部品を提供することを目的とする。
SUMMARY OF THE INVENTION The present invention has been made in view of the above circumstances, and when reflow soldering a surface mount component such as an IC, it is possible to prevent the occurrence of a soldering defect due to a displacement of a component supply position. It is an object of the present invention to provide a possible electronic component mounting method, a printed wiring board and an electronic component which are directly used for implementing this method.

【0012】[0012]

【発明の構成】本発明によればこの実装方法は、プリン
ト配線板に直線上に並ぶように配列した多数のパッドに
予めはんだを供給し、電子部品の多数のリードを対応す
る前記パッドに位置合せしてリフローはんだ付けする電
子部品の実装方法において、互いに対応する少くとも1
組の前記パッドおよびリードを、パッドおよびリードの
配列方向に幅広く形成しておき、リフローはんだ付け時
に前記電子部品を溶融はんだの表面張力により適正位置
に移動させることを特徴とする電子部品の実装方法、に
より達成される。
According to the present invention, in this mounting method, solder is supplied in advance to a large number of pads arranged on a printed wiring board so as to be aligned in a straight line, and a large number of leads of an electronic component are positioned on the corresponding pads. In the mounting method of electronic parts which are combined and reflow soldered, at least 1 corresponding to each other.
A method for mounting an electronic component, characterized in that the pad and the lead of the set are formed widely in the arrangement direction of the pad and the lead, and the electronic component is moved to an appropriate position by the surface tension of the molten solder during reflow soldering. Achieved by.

【0013】プリント配線板は、実装する電子部品のリ
ードに対応する多数のパッドを直線上に配列し、これら
のパッドのうち両端のパッドをその配列方向に幅広くし
たことを特徴とするプリント配線板、により達成され
る。
The printed wiring board is characterized in that a large number of pads corresponding to the leads of electronic components to be mounted are arranged in a straight line, and pads at both ends of these pads are widened in the arrangement direction. Achieved by.

【0014】電子部品は、直線上に配列された多数のリ
ードのうち両端のリードをその配列方向に幅広くしたこ
とを特徴とする表面実装用の電子部品、により達成され
る。
The electronic component is achieved by a surface-mounting electronic component, characterized in that, of a large number of leads arranged in a straight line, the leads at both ends are widened in the arrangement direction.

【0015】[0015]

【実施例】図1は本発明の位置ずれ状態を示す図、図2
はプリント配線板上のパッド配置図、図3は自己補正作
用の説明図、図4は同じく要部拡大図である。
DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS FIG. 1 is a diagram showing a positional deviation state of the present invention, FIG.
Is a layout view of pads on a printed wiring board, FIG. 3 is an explanatory view of a self-correction action, and FIG. 4 is an enlarged view of relevant parts.

【0016】この実施例に用いるIC10Aは、前記図
5に示したIC10と同一のものであり、リード12の
一部だけが異なる。すなわち5本のリード12からなる
各組の両端のリード12A、12Aだけ、その間の3本
のリード12の幅(0.2mm)に対して2倍の幅
(0.4mm)を持つ。またリード12、12間の間隔
が0.3mmであるのに対し、端のリード12Aとその
隣りのリード12との間隔を0.325mmにしたもの
である。
The IC 10A used in this embodiment is the same as the IC 10 shown in FIG. 5, except for a part of the lead 12. That is, only the leads 12A, 12A at both ends of each set of five leads 12 have a width (0.4 mm) twice the width (0.2 mm) of the three leads 12 between them. Further, while the distance between the leads 12 and 12 is 0.3 mm, the distance between the lead 12A at the end and the lead 12 adjacent thereto is set to 0.325 mm.

【0017】一方プリント配線板14Aに設けるパッド
16は、IC10Aのリード12、12Aに適合するよ
うに形成される。すなわち5つのパッド16からなる各
組の両端のパッド16A、16Aだけ、その間の3つの
パッド16の幅(0.25mm)に対して2倍の幅
(0.5mm)とする。また全てのパッド16、16A
の間隔は全て0.25mmである。
On the other hand, the pad 16 provided on the printed wiring board 14A is formed so as to fit the leads 12 and 12A of the IC 10A. That is, only the pads 16A, 16A at both ends of each set of five pads 16 have a width (0.5 mm) twice the width (0.25 mm) of the three pads 16 therebetween. Also all pads 16, 16A
Are all 0.25 mm.

【0018】パッド16、16Aには前記図7で説明し
た手順と同じ手順ではんだ18、フラックス20が供給
され、IC10Aがマウンタにより載せられる。この時
IC10Aは、通常パッド16、16Aに対して僅かに
位置ずれが生じる。図1に示すようにIC10が正しい
位置からずれて、リード12がパッド16から外れるこ
とがある。
Solder 18 and flux 20 are supplied to the pads 16 and 16A by the same procedure as described with reference to FIG. 7, and the IC 10A is mounted by the mounter. At this time, the IC 10A is usually slightly displaced from the pads 16 and 16A. As shown in FIG. 1, the IC 10 may be displaced from the correct position, and the lead 12 may come off the pad 16.

【0019】ここでは、端のリード12Aおよび端のパ
ッド16Aは共に幅が広いため、リード12Aとパッド
16Aとが外れることなく一部が重なっている状態を考
える。この状態でヒータ22(図7参照)によりはんだ
18をリフローすると、溶融はんだ18A(図1)の表
面張力によりIC10Aがパッド16A、16上で移動
し、自動的に正しい位置に補正される(自己補正作
用)。
Here, since both the lead 12A at the end and the pad 16A at the end are wide, it is assumed that the lead 12A and the pad 16A partially overlap each other without coming off. When the solder 22 is reflowed by the heater 22 (see FIG. 7) in this state, the IC 10A moves on the pads 16A and 16 due to the surface tension of the molten solder 18A (FIG. 1) and is automatically corrected to the correct position (self-correction). Correction effect).

【0020】この自己補正作用を図3、4を用いて説明
する。1つのパッド16Aに対してリード12Aが図3
のように幅方向にずれている状態ではんだ18が溶融す
れば、溶融はんだ18Aの表面張力がリード12Aおよ
びパッド18Aの2つの面a、bに作用して位置ずれを
減らす方向に自己補正力Fが発生する。
This self-correction action will be described with reference to FIGS. The lead 12A is shown in FIG. 3 for one pad 16A.
If the solder 18 melts in the state of being displaced in the width direction as shown in FIG. 5, the surface tension of the molten solder 18A acts on the two surfaces a and b of the lead 12A and the pad 18A to reduce the positional deviation, and the self-correcting force is reduced. F is generated.

【0021】リード12Aの面aに作用する表面張力F
3 (図4)は、F3 =[単位長さ当り表面張力]×[接
触部の長さ]=f3 ×sinθ×L、である。ここにf
3 は溶融はんだ18Aとリード12Aとの間に作用する
表面張力であり、0.50gf/cmである。θは溶融
はんだ18Aの面aにおける接触角であり、約45°で
ある。接触部の長さLは0.050cmであるから、F
3 =0.50×0.71×0.050=0.0177g
fとなる。
Surface tension F acting on the surface a of the lead 12A
3 (FIG. 4) is F 3 = [surface tension per unit length] × [contact portion length] = f 3 × sin θ × L. F here
3 is a surface tension acting between the molten solder 18A and the lead 12A, which is 0.50 gf / cm. θ is a contact angle on the surface a of the molten solder 18A, which is about 45 °. Since the contact length L is 0.050 cm, F
3 = 0.50 x 0.71 x 0.050 = 0.0177g
f.

【0022】パッド16Aの面bにも全く同様の表面張
力F3 が作用するから、1つのリード12Aに作用する
自己補正力Fは、F=2F3 =0.035gfとなる。
この力Fがパッド16Aとリード12Aとの間の移動を
妨げる抗力Rより大きければIC10Aは移動でき自己
補正作用が発生する。そこでこの抗力Rの大きさを次に
求める。
Since the same surface tension F 3 acts on the surface b of the pad 16A, the self-correcting force F acting on one lead 12A is F = 2F 3 = 0.035 gf.
If this force F is larger than the drag force R that prevents the movement between the pad 16A and the lead 12A, the IC 10A can move and a self-correction action occurs. Therefore, the magnitude of this drag force R is next determined.

【0023】この抗力Rは、リード12Aまたはパッド
16Aとの溶融はんだ18Aとの間に作用する摩擦力と
考えられ、この摩擦係数をμ、圧力をPとすると、R=
μ×Pで求められる。ここに圧力Pは、Mを自重による
圧力、Hを表面張力による圧力、F0 を浮力とすれば、
P=M+H−F0 、で求められる。
This drag force R is considered to be a frictional force acting between the lead 12A or the pad 16A and the molten solder 18A. If this friction coefficient is μ and the pressure is P, R =
It is calculated by μ × P. Here, the pressure P is defined as follows: M is a pressure due to its own weight, H is a pressure due to surface tension, and F 0 is buoyancy.
It is obtained by P = M + H−F 0 .

【0024】Mは、はんだ溶融時には8つのリード12
Aと8つのパッド16AとでIC10Aが支えられてい
ると考えられるから、IC10Aの重さを0.3gfと
して、M=0.3/8gfとなる。
M is eight leads 12 when the solder is melted.
Since it is considered that the IC 10A is supported by A and the eight pads 16A, assuming that the weight of the IC 10A is 0.3 gf, M = 0.3 / 8 gf.

【0025】Hは、溶融はんだ18Aの接触縁の長さを
(2d+2L)(dは接触部の幅、Lは接触部の長さ)
として、 H=(表面張力)×(2d+2L)×cosθ =0.50×2(0.050+0.0175)×cos45° =0.048gf となる。
H is the length of the contact edge of the molten solder 18A (2d + 2L) (d is the width of the contact portion, L is the length of the contact portion).
H = (surface tension) × (2d + 2L) × cos θ = 0.50 × 2 (0.050 + 0.0175) × cos 45 ° = 0.048 gf.

【0026】浮力F0 は微少なので省略すれば、P=
0.085gfとなる。摩擦抵抗係数μを0.3とすれ
ば抵抗力R=μP=0.025gfとなる。この抵抗力
Rは前記した自己補正力Fと比較すれば、F−R=0.
035−0.025=0.01gfとなり、この差(F
−R)によりIC10Aのリード12Aはパッド16A
の中央に向って引寄せられる。そして幅の狭いリード1
2が対応するパッド16に接触すれば自己補正力Fは増
大し、さらに大きな力でIC10Aは正しい位置へ移動
することができる。
Since the buoyancy F 0 is very small, if omitted, P =
It becomes 0.085 gf. If the frictional resistance coefficient μ is 0.3, the resistance force R = μP = 0.025 gf. This resistance force R is F−R = 0.
035-0.025 = 0.01 gf, and this difference (F
-R) leads 12A of IC 10A to pad 16A
Attracted towards the center of. And the narrow lead 1
When 2 touches the corresponding pad 16, the self-correction force F increases, and the IC 10A can move to the correct position with a larger force.

【0027】この実施例ではリード12は5本ずつ4組
に分けられ、各組の両端のリード12Aと対応するパッ
ド16Aとを幅広くしているが、本発明はこれに限られ
ない。一列に並んだリードのうち少くとも1つのリード
と対応するパッドとを幅広くすれば、本発明による自己
補正作用が得られ、本発明はそのようなものを含む。
In this embodiment, the leads 12 are divided into four groups of five, and the leads 12A at both ends of each group and the corresponding pads 16A are wide, but the present invention is not limited to this. Widening at least one of the leads in a row and the corresponding pad provides the self-correcting action of the present invention, and the present invention includes such.

【0028】しかし幅が広くない通常のリードがパッド
から外れてもICが幅広のパッド上に保持され得るよう
にするためには、一直線上に並ばない少くとも3つのリ
ードとこれらに対応するパッドとを幅広くすることが必
要である。従ってICの4隅のリードおよびこれらに対
応するパッドを幅広くするのが望ましい。すなわち直線
上に並ぶリードのうち両端のリードを幅広くしておくの
がよい。
However, in order to allow the IC to be held on a wide pad even if a normal lead having a wide width is disengaged from the pad, at least three leads which are not aligned and a pad corresponding to these leads are arranged. It is necessary to widen and. Therefore, it is desirable to widen the leads at the four corners of the IC and the corresponding pads. That is, it is preferable to widen the leads at both ends among the leads arranged in a straight line.

【0029】本発明は狭ピッチリードのICに適するも
のであるが、IC以外の表面実装用電子部品にも適用で
きる。またガルウィング型のリードを持ったSOP(Sm
allOutline Package )型のICなどに限られず他の形
式のリード、例えば内側へJ字形に曲がったリードを持
ったSOJ(Small Outline J-bend Package)型やPL
CC(Plastic Leaded Chip Carrier )型のIC、また
4辺にガルウィング型のリードを持つQFP(Quad Fla
t Package )型のICなどにも適用できる。
The present invention is suitable for a narrow-pitch lead IC, but can also be applied to surface-mounting electronic parts other than ICs. In addition, SOP (Sm with gull wing type lead
Not limited to allOutline Package) type ICs, other types of leads, such as SOJ (Small Outline J-bend Package) type and PL, which have leads bent inward in a J shape
CC (Plastic Leaded Chip Carrier) type IC and QFP (Quad Fla) with gull wing type leads on four sides
t Package) type IC etc.

【0030】[0030]

【発明の効果】請求項1の発明は以上のように、表面実
装型電子部品の一部のリードとこれに対応するプリント
配線板側のパッドとをその並び方向に幅広くしたもので
あるから、マウンタにより電子部品をプリント配線板に
供給する際に僅かな位置ずれが生じても、幅広いリード
とパッドとが重なりさえすれば、溶融はんだの表面張力
により電子部品は正しい位置に移動する(自己補正作
用)。このためはんだ付け不良の発生を防止することが
できる。またマウンタの部品位置決め精度を著しく高め
ることが不要になる。
As described above, according to the invention of claim 1, a part of the leads of the surface mount type electronic component and the corresponding pads on the printed wiring board side are widened in the arrangement direction. Even if a slight misalignment occurs when the electronic parts are supplied to the printed wiring board by the mounter, the electronic parts move to the correct position due to the surface tension of the molten solder as long as wide leads and pads overlap each other (self-correction). Action). Therefore, it is possible to prevent defective soldering. Further, it becomes unnecessary to remarkably enhance the positioning accuracy of parts of the mounter.

【0031】請求項2および請求項3の発明によれば、
請求項1の発明の実施に直接用いるプリント配線板と電
子部品とが得られる。
According to the inventions of claims 2 and 3,
The printed wiring board and the electronic component used directly for carrying out the invention of claim 1 can be obtained.

【図面の簡単な説明】[Brief description of drawings]

【図1】本発明によるリードおよびパッドの一実施例を
示す図
FIG. 1 is a diagram showing an embodiment of leads and pads according to the present invention.

【図2】プリント配線板のパッド配置図[Fig.2] Pad layout of printed wiring board

【図3】自己補正作用の説明図FIG. 3 is an explanatory diagram of a self-correction action.

【図4】同じくその一部拡大図FIG. 4 is a partially enlarged view of the same.

【図5】従来の電子部品の一例を示す斜視図FIG. 5 is a perspective view showing an example of a conventional electronic component.

【図6】そのリードおよびパッドを示すVI矢視図FIG. 6 is a view on arrow VI showing the leads and pads.

【図7】部品実装工程の説明図FIG. 7 is an explanatory diagram of a component mounting process.

【符号の説明】[Explanation of symbols]

10 電子部品としてのIC 12 リード 12A 幅広のリード 14、14A プリント配線板 16 パッド 16A 幅広のパッド 18 はんだ 18A 溶融はんだ 20 フラックス 22 ヒータ 10 IC as an electronic component 12 Lead 12A Wide lead 14, 14A Printed wiring board 16 Pad 16A Wide pad 18 Solder 18A Molten solder 20 Flux 22 Heater

Claims (3)

【特許請求の範囲】[Claims] 【請求項1】 プリント配線板に直線上に並ぶように配
列した多数のパッドに予めはんだを供給し、電子部品の
多数のリードを対応する前記パッドに位置合せしてリフ
ローはんだ付けする電子部品の実装方法において、互い
に対応する少くとも1組の前記パッドおよびリードを、
パッドおよびリードの配列方向に幅広く形成しておき、
リフローはんだ付け時に前記電子部品を溶融はんだの表
面張力により適正位置に移動させることを特徴とする電
子部品の実装方法。
1. An electronic component in which solder is supplied in advance to a large number of pads arranged on a printed wiring board so as to be aligned in a straight line, and a large number of leads of the electronic component are aligned with the corresponding pads for reflow soldering. In a mounting method, at least one set of the pad and the lead corresponding to each other is
Widely formed in the array direction of pads and leads,
A mounting method of an electronic component, wherein the electronic component is moved to an appropriate position by surface tension of molten solder during reflow soldering.
【請求項2】 実装する電子部品のリードに対応する多
数のパッドを直線上に配列し、これらのパッドのうち両
端のパッドをその配列方向に幅広くしたことを特徴とす
るプリント配線板。
2. A printed wiring board characterized in that a large number of pads corresponding to leads of electronic components to be mounted are arranged in a straight line, and pads at both ends of these pads are widened in the arrangement direction.
【請求項3】 直線上に配列された多数のリードのうち
両端のリードをその配列方向に幅広くしたことを特徴と
する表面実装用の電子部品。
3. An electronic component for surface mounting, characterized in that, among a large number of leads arranged in a straight line, the leads at both ends are widened in the arrangement direction.
JP6158199A 1994-06-17 1994-06-17 Mounting method for electronic part, printed wiring board and electronic part Pending JPH088526A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP6158199A JPH088526A (en) 1994-06-17 1994-06-17 Mounting method for electronic part, printed wiring board and electronic part

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP6158199A JPH088526A (en) 1994-06-17 1994-06-17 Mounting method for electronic part, printed wiring board and electronic part

Publications (1)

Publication Number Publication Date
JPH088526A true JPH088526A (en) 1996-01-12

Family

ID=15666445

Family Applications (1)

Application Number Title Priority Date Filing Date
JP6158199A Pending JPH088526A (en) 1994-06-17 1994-06-17 Mounting method for electronic part, printed wiring board and electronic part

Country Status (1)

Country Link
JP (1) JPH088526A (en)

Similar Documents

Publication Publication Date Title
US4339784A (en) Solder draw pad
US4720034A (en) Apparatus and method of solder coating integrated circuit leads
US20090224026A1 (en) Electronic component mounting method
KR920010190B1 (en) Apparatus and method of solder coating integrated circuit leads
JP2001102732A (en) Printed circuit board and mask for screen printing on the printed circuit board
US5842274A (en) Method of forming discrete solder portions on respective contact pads of a printed circuit board
JPH03120789A (en) Method for fitting electronic component to printed wiring board
JPH088526A (en) Mounting method for electronic part, printed wiring board and electronic part
JPS63124496A (en) Method of fitting multiterminal component
AU2019437513B2 (en) Printed wiring board
JPH0969680A (en) Mounting of electronic component
JPS6364916B2 (en)
JPH05283587A (en) Soldering method of multiple-lead element
JPH07106745A (en) Printed wiring board and formation of solder film on pad
KR20230171502A (en) method of surface mount for FPCB and jig for the same
JP2000151056A (en) Package
JPH01245591A (en) Densely package substrate
JPH03241889A (en) Solder feeder and solder feeding method
JP3214009B2 (en) Semiconductor device mounting substrate and method
JP2914980B2 (en) Surface mounting structure of multi-terminal electronic components
JPH0435917B2 (en)
EP0676913A1 (en) Surface-mount component soldering
JPH06334320A (en) Mounting method for electronic component
JPS63291494A (en) Surface mounting printed wiring board
GB2325092A (en) Preventing distortion during the manufacture of flexible circuit assemblies

Legal Events

Date Code Title Description
A621 Written request for application examination

Effective date: 20050921

Free format text: JAPANESE INTERMEDIATE CODE: A621

A977 Report on retrieval

Effective date: 20071214

Free format text: JAPANESE INTERMEDIATE CODE: A971007

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20080527

A521 Written amendment

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20080715

TRDD Decision of grant or rejection written
A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

Effective date: 20090721

A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

A61 First payment of annual fees (during grant procedure)

Free format text: JAPANESE INTERMEDIATE CODE: A61

Effective date: 20090804

FPAY Renewal fee payment (prs date is renewal date of database)

Free format text: PAYMENT UNTIL: 20120814

Year of fee payment: 3

R150 Certificate of patent (=grant) or registration of utility model

Free format text: JAPANESE INTERMEDIATE CODE: R150

LAPS Cancellation because of no payment of annual fees