JPH08265385A - Doubly modulated signal demodulation circuit - Google Patents

Doubly modulated signal demodulation circuit

Info

Publication number
JPH08265385A
JPH08265385A JP7069214A JP6921495A JPH08265385A JP H08265385 A JPH08265385 A JP H08265385A JP 7069214 A JP7069214 A JP 7069214A JP 6921495 A JP6921495 A JP 6921495A JP H08265385 A JPH08265385 A JP H08265385A
Authority
JP
Japan
Prior art keywords
signal
circuit
carrier wave
phase
vco
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP7069214A
Other languages
Japanese (ja)
Other versions
JP2919296B2 (en
Inventor
Kazumasa Sato
和正 佐藤
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
FUKUSHIMA NIPPON DENKI KK
NEC Fukushima Ltd
Original Assignee
FUKUSHIMA NIPPON DENKI KK
NEC Fukushima Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by FUKUSHIMA NIPPON DENKI KK, NEC Fukushima Ltd filed Critical FUKUSHIMA NIPPON DENKI KK
Priority to JP7069214A priority Critical patent/JP2919296B2/en
Publication of JPH08265385A publication Critical patent/JPH08265385A/en
Application granted granted Critical
Publication of JP2919296B2 publication Critical patent/JP2919296B2/en
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Abstract

PURPOSE: To prevent the transmission of the service channel(SC) signal in a noise state at not only the time of the step-out of a reproduction carrier wave but also the time of the input disconnection of a doubly modulated signal. CONSTITUTION: An automatic gain control amplifier circuit 1 performs AGC amplification for the doubly modulated signal a of a main signal and an SC signal and outputs a control signal f when the disconnection of a doubly modulated signal b is detected. A phase detector 2 performing a phase detection for the signal b, an identification device 3 for main signal d identification and reproduction, an APC(automatic phase control) detection circuit 4 for generating a VCO(voltage controlled oscillator) control signal f and a VCO 5 for generating a reproduction carrier wave g compose a carrier wave reproduction loop. When a carrier wave asynchronization detection circuit 6 detects the asynchronization of the reproduction wave g from the VCO control signal f, the circuit 6 generates a step-out signal i. An SC signal reproduction circuit 7 reproduces an SC signal h from the VCO control signal f but when the circuit 7 receives a control signal j or the step-out signal i, the circuit stops the transmission of the SC signal h.

Description

【発明の詳細な説明】Detailed Description of the Invention

【0001】[0001]

【産業上の利用分野】本発明は搬送波を主信号でn(n
は2以上の整数)値PSK(フェーズ・シフト・キーイ
ング)信号やn値QAM(直交振幅変調)信号などの位
相変調項を含む多値デジタル変調信号に変調したうえこ
の多値デジタル変調信号をサービスチャンネル信号(以
下、SC信号)でさらに周波数変調した二重変調信号か
ら上記主信号および上記SC信号を再生する二重変調信
号復調回路に関し、特に再生搬送波の非同期を検出する
搬送波非同期検出回路を含む二重変調信号復調回路に関
する。
BACKGROUND OF THE INVENTION The present invention uses a carrier wave as a main signal for n (n
Is an integer greater than or equal to 2) PSK (Phase Shift Keying) signal or n-value QAM (Quadrature Amplitude Modulation) signal is modulated into a multi-level digital modulation signal including a phase modulation term, and this multi-level digital modulation signal is serviced. The present invention relates to a dual modulation signal demodulation circuit that reproduces the main signal and the SC signal from a double modulation signal that is further frequency-modulated with a channel signal (hereinafter, SC signal), and particularly includes a carrier wave asynchronous detection circuit that detects the asynchronous of the reproduced carrier wave. The present invention relates to a dual modulation signal demodulation circuit.

【0002】[0002]

【従来の技術】従来のこの種の二重変調信号復調回路の
一つが、特開昭64−36249号公報(発明の名称:
搬送波同期回路)に開示されている。この二重変調信号
復調回路は、基本的に、VCO制御信号に応答して再生
搬送波を生じるVCOと、上記二重変調信号を上記再生
搬送波を基準にして位相検波しベースバンド信号を生じ
る位相検波器と、上記ベースバンド信号を識別再生して
復調主信号を生じると共に上記ベースバンド信号に含ま
れている位相情報を所定の変調位相ごとに識別して位相
情報信号を生じる識別器と、上記位相情報信号に応答し
て所定の演算を行い上記二重変調信号の搬送波と上記再
生搬送波との位相差をなくすような上記VCO制御信号
を発生するAPC検出回路およびループフィルタと、上
記VCO制御信号から上記SC信号を再生して出力する
SC信号再生回路と、上記APC信号検出回路の演算出
力に応答して上記再生搬送波の前記搬送波に対する同期
はずれ(非同期)を検出する搬送波非同期検出回路と、
この搬送波非同期検出回路からの同期はずれ信号を受け
ると上記SC信号の出力を停止させるSC信号出力制御
回路とを備えている。
2. Description of the Related Art One of conventional double-modulation signal demodulation circuits of this type is disclosed in Japanese Patent Laid-Open No. 64-36249.
Carrier wave synchronization circuit). This dual modulation signal demodulation circuit is basically a VCO that generates a reproduced carrier wave in response to a VCO control signal, and a phase detection that phase-detects the dual modulated signal with the reproduced carrier wave as a reference to generate a baseband signal. And a discriminator for discriminating and reproducing the baseband signal to generate a demodulation main signal and discriminating phase information contained in the baseband signal for each predetermined modulation phase to generate a phase information signal, and the phase From the VCO control signal, an APC detection circuit and a loop filter that generate a VCO control signal that eliminates the phase difference between the carrier wave of the double modulated signal and the reproduced carrier wave in response to the information signal. An SC signal reproduction circuit for reproducing and outputting the SC signal, and synchronization of the reproduced carrier wave with the carrier wave in response to the operation output of the APC signal detection circuit. A carrier asynchronous detecting circuit for detecting a deviation (asynchronous),
And an SC signal output control circuit for stopping the output of the SC signal when receiving the out-of-synchronization signal from the carrier wave asynchronous detection circuit.

【0003】従って、この二重変調信号復調回路は、再
生搬送波が同期はずれを起しても、乱れたSC信号や雑
音がSC信号再生回路から出力されるのを防止し、この
SC信号再生回路からのSC信号を受けて動作する装
置,例えば回線切替装置などの通信制御装置あるいは監
視システムの誤動作を防止できるという特徴がある。
Therefore, this dual modulation signal demodulation circuit prevents the disturbed SC signal and noise from being output from the SC signal reproduction circuit even if the reproduced carrier wave is out of synchronization. There is a feature that it is possible to prevent malfunction of a device that operates by receiving the SC signal from the device, for example, a communication control device such as a line switching device or a monitoring system.

【0004】[0004]

【発明が解決しようとする課題】上述の二重変調信号復
調回路では、二重変調信号が位相検波器に供給されなく
なっても、当然、再生搬送波が同期状態から非同期状態
に変化する。この際、搬送波非同期検出回路が再生搬送
波の非同期を検出する前に、APC検出回路からの演算
出力が雑音状態となってSC信号再生回路に入力される
ので、SC信号再生回路は一瞬とはいえ雑音を出力す
る。このため、再生搬送波の非同期を検出してSC信号
再生回路の出力を停止させる手段を有していてもなお、
このSC信号を制御のために用いる装置に誤動作を生じ
させるという欠点がある。
In the above-mentioned dual modulation signal demodulation circuit, the reproduced carrier wave naturally changes from the synchronous state to the asynchronous state even when the dual modulation signal is not supplied to the phase detector. At this time, before the carrier wave asynchronous detection circuit detects the asynchronous of the reproduced carrier wave, the operation output from the APC detection circuit becomes a noise state and is input to the SC signal reproduction circuit. Outputs noise. Therefore, even if a means for detecting the asynchronous of the reproduced carrier wave and stopping the output of the SC signal reproducing circuit is provided,
There is a drawback in that a device used for controlling the SC signal may malfunction.

【0005】[0005]

【課題を解決するための手段】本発明の二重変調信号復
調回路は、搬送波を主信号で位相変調項を含む多値デジ
タル変調信号に変調したうえこの多値デジタル変調信号
をサービスチャンネル信号でさらに周波数変調した二重
変調信号を一定振幅に自動利得制御増幅する自動利得制
御増幅回路と、VCO制御信号に応答して再生搬送波を
生じるVCOと、一定振幅の前記二重変調信号を前記再
生搬送波を基準にして位相検波しベースバンド信号を生
じる位相検波器と、前記ベースバンド信号を識別再生し
て復調主信号を生じると共に前記ベースバンド信号に含
まれている位相情報を前記位相変調項に対応する位相ご
とに識別して位相情報信号を生じる識別器と、前記位相
情報信号に応答して所定の演算を行い前記二重変調信号
の搬送波と前記再生搬送波との位相差をなくすような前
記VCO制御信号を発生するAPC信号検出回路と、前
記VCO制御信号から前記サービスチャンネル信号を再
生するSC信号再生回路と、前記VCO制御信号に応答
して前記再生搬送波の前記搬送波に対する非同期を検出
する搬送波非同期検出回路と、前記二重変調信号が前記
位相検波器へ供給されない場合および前記搬送波非同期
検出回路が前記再生搬送波の非同期を検出する場合には
前記SC信号再生回路からの前記サービスチャンネル信
号の出力を停止させるSC信号出力停止回路とを備え
る。
A dual modulation signal demodulation circuit of the present invention modulates a carrier wave into a multilevel digital modulation signal containing a phase modulation term with a main signal and then uses this multilevel digital modulation signal as a service channel signal. Further, an automatic gain control amplifier circuit for automatically amplifying the frequency-modulated double modulation signal to a constant amplitude, a VCO for generating a reproduced carrier wave in response to the VCO control signal, and the double modulated signal having a constant amplitude for the reproduced carrier wave A phase detector that detects the phase of the baseband signal based on the above, and a phase demodulation signal that identifies and reproduces the baseband signal to generate a demodulation main signal and corresponds the phase information included in the baseband signal to the phase modulation term. A discriminator that discriminates each phase to generate a phase information signal, and performs a predetermined operation in response to the phase information signal to perform a predetermined operation on the carrier wave of the dual modulation signal An APC signal detection circuit that generates the VCO control signal that eliminates the phase difference from the carrier wave, an SC signal reproduction circuit that reproduces the service channel signal from the VCO control signal, and the reproduction in response to the VCO control signal. A carrier asynchronous detection circuit for detecting the asynchronism of the carrier with respect to the carrier, and the SC signal when the dual modulation signal is not supplied to the phase detector and when the carrier asynchronous detector detects the asynchronous of the reproduced carrier. And an SC signal output stop circuit for stopping the output of the service channel signal from the reproduction circuit.

【0006】前記二重変調信号復調回路は、前記SC信
号出力停止回路が、前記自動利得制御増幅器の自動利得
制御電圧がほぼ最大電圧になっている場合に前記位相検
波器への前記二重変調信号の供給がないと判断する構成
をとることができる。
In the dual modulation signal demodulation circuit, when the SC signal output stop circuit has the automatic gain control voltage of the automatic gain control amplifier substantially equal to the maximum voltage, the dual modulation to the phase detector is performed. A configuration can be adopted in which it is determined that no signal is supplied.

【0007】[0007]

【実施例】次に本発明について図面を参照して説明す
る。図1は本発明による一実施例のブロック図である。
The present invention will be described below with reference to the drawings. FIG. 1 is a block diagram of an embodiment according to the present invention.

【0008】この二重変調信号復調回路は、自動利得制
御(AGC)増幅回路1に搬送波が中間周波数帯信号で
ある二重変調信号aを供給される。二重変調信号aは、
搬送波をデジタル信号である主信号でn値PSK信号や
n値QAM信号などの位相変調項を含む多値デジタル変
調信号に変調したうえ、この多値デジタル変調信号をア
ナログ信号等のSC信号でさらに周波数変調した信号で
ある。AGC増幅回路1は、この二重変調信号aを自動
利得制御(AGC)増幅して、一定振幅の二重変調信号
bを生じる。ここで、AGC増幅回路1は、AGC電圧
で二重変調信号bの出力レベルを制御しており、二重変
調信号aの供給がなくなるとこのAGC電圧はほぼ最大
電圧となる。AGC増幅回路1は、ほぼ最大のAGC電
圧を検出すると、制御信号jをSC信号再生回路7に送
出する。
In this dual modulation signal demodulation circuit, an automatic gain control (AGC) amplification circuit 1 is supplied with a dual modulation signal a whose carrier is an intermediate frequency band signal. The dual modulation signal a is
The carrier wave is a main signal which is a digital signal and is modulated into a multi-level digital modulation signal including a phase modulation term such as an n-level PSK signal or an n-level QAM signal, and this multi-level digital modulation signal is further converted into an SC signal such as an analog signal. It is a frequency-modulated signal. The AGC amplifier circuit 1 amplifies this double modulation signal a by automatic gain control (AGC) to generate a double modulation signal b having a constant amplitude. Here, the AGC amplifier circuit 1 controls the output level of the double modulation signal b by the AGC voltage, and when the supply of the double modulation signal a is stopped, this AGC voltage becomes almost the maximum voltage. When the AGC amplifier circuit 1 detects the almost maximum AGC voltage, it sends the control signal j to the SC signal reproduction circuit 7.

【0009】二重変調信号bは位相検波器2に供給され
る。位相検波器2は、VCO5からの再生搬送波gを基
準にして二重変調信号bを位相検波し、ベースバンド信
号cを生じる。ベースバンド信号cは識別器3に送られ
る。識別器3は、ベースバンド信号cに含まれる主信号
を識別・再生し、再生された主信号に対してさらにA/
D変換等の信号処理を行い、符号化された復調主信号d
を出力する。識別器3は、また、ベースバンド信号cを
所定の変調位相ごとに識別し、この変調位相ごとに識別
された位相情報信号eを生じる。この位相情報信号eに
はSC信号に関する情報が含まれている。
The double modulated signal b is supplied to the phase detector 2. The phase detector 2 phase-detects the double modulation signal b with the reproduced carrier wave g from the VCO 5 as a reference, and generates a baseband signal c. The baseband signal c is sent to the discriminator 3. The discriminator 3 discriminates and reproduces the main signal included in the baseband signal c, and further performs A / A for the reproduced main signal.
Demodulated main signal d encoded by performing signal processing such as D conversion
Is output. The discriminator 3 also discriminates the baseband signal c for each predetermined modulation phase, and produces the phase information signal e discriminated for each modulation phase. The phase information signal e contains information about the SC signal.

【0010】位相情報信号eはAPC(Automat
ic Phase Control)検出回路4に送ら
れる。APC回路4は、位相情報信号eに応答して周知
技術による所定の演算を行い、二重変調信号bの搬送波
と再生搬送波gとの位相差を0に近づけるようなVCO
制御信号fをVCO5に供給する。VCO5はこのVC
O制御信号fに応答して再生搬送波gを生じる。上述の
とおりに、位相検波器2と識別器3とAPC検出回路4
とVCO5とが従来から知られたデジタル位相変調信号
復調用の搬送波再生ループを構成する。
The phase information signal e is an APC (Automat).
ic Phase Control) detection circuit 4. The APC circuit 4 responds to the phase information signal e to perform a predetermined operation according to a well-known technique so as to bring the phase difference between the carrier wave of the double modulation signal b and the reproduced carrier wave g close to zero.
The control signal f is supplied to the VCO 5. VCO5 is this VC
A reproduced carrier wave g is generated in response to the O control signal f. As described above, the phase detector 2, the discriminator 3, and the APC detection circuit 4
And VCO 5 form a carrier recovery loop for demodulating a digital phase modulation signal, which is conventionally known.

【0011】VCO制御信号fは搬送波非同期検出回路
6およびSC信号再生回路7にも供給される。搬送波非
同期検出回路6は、周知技術を用いる回路であり、VC
O制御信号fに応答して再生搬送波gの二重変調信号b
の搬送波に対する非同期を検出すると同期はずれ信号i
を生じる。
The VCO control signal f is also supplied to the carrier wave asynchronous detection circuit 6 and the SC signal reproduction circuit 7. The carrier wave asynchronous detection circuit 6 is a circuit using a well-known technique, and has a VC
In response to the O control signal f, the double modulation signal b of the reproduced carrier wave g
Of the carrier wave of the
Is generated.

【0012】SC信号再生回路7は、再生搬送波gが同
期状態にあるときには、VCO制御信号fから正常なS
C信号hを再生する。即ち、VCO制御信号fはSC信
号にも対応しているので、SC信号再生回路7は信号f
を所定のレベルに増幅する等の信号処理を行ってSC信
号hを再生する。また、SC信号再生回路7は、搬送波
非同期検出回路6からの同期はずれ信号i,あるいはA
GC増幅回路1からの制御信号jを受けると、SC信号
hの出力をスイッチ回路等の動作により停止させるSC
信号出力停止回路をさらに備えている。つまり、このS
C信号出力停止回路は、二重変調信号bが位相検波器2
へ供給されない場合、および搬送波非同期検出回路6が
再生搬送波gの非同期を検出する場合には、SC信号再
生回路7からのSC信号hの出力を停止させる。
When the reproduced carrier wave g is in the synchronous state, the SC signal reproducing circuit 7 receives the normal S signal from the VCO control signal f.
Reproduce the C signal h. That is, since the VCO control signal f corresponds to the SC signal, the SC signal reproduction circuit 7 outputs the signal f
Is amplified to a predetermined level, and the SC signal h is reproduced. Further, the SC signal reproduction circuit 7 outputs the out-of-synchronization signal i or A from the carrier asynchronous detection circuit 6.
When the control signal j from the GC amplifier circuit 1 is received, the output of the SC signal h is stopped by the operation of the switch circuit or the like SC
A signal output stop circuit is further provided. That is, this S
In the C signal output stop circuit, the dual modulation signal b is applied to the phase detector 2
If the carrier wave asynchronization detection circuit 6 detects that the reproduced carrier wave g is not synchronized, the output of the SC signal h from the SC signal reproduction circuit 7 is stopped.

【0013】ここで、SC信号再生回路7のSC信号出
力停止動作についてさらに詳しく説明する。二重変調信
号aが供給されなくなると、AGC増幅回路1からの二
重変調信号bがまず消失する。この二重変調信号bの消
失があると、AGC増幅回路1は制御信号jをSC信号
再生回路7に送出する。二重変調信号bが消失すると位
相検波器2はベースバンド信号cを出力しなくなり、識
別器3から出力される位相情報信号eが不確定な値をと
る。従って、APC検出回路4から出力されるVCO制
御信号fは非同期になり、この非同期なVCO制御信号
fが搬送波非同期検出回路6およびSC信号再生回路7
に供給される。
The operation of stopping the SC signal output of the SC signal reproducing circuit 7 will be described in more detail. When the double modulation signal a is no longer supplied, the double modulation signal b from the AGC amplifier circuit 1 disappears first. When the double modulation signal b disappears, the AGC amplifier circuit 1 sends the control signal j to the SC signal reproduction circuit 7. When the double modulation signal b disappears, the phase detector 2 stops outputting the baseband signal c, and the phase information signal e output from the discriminator 3 has an uncertain value. Therefore, the VCO control signal f output from the APC detection circuit 4 becomes asynchronous, and this asynchronous VCO control signal f is generated by the carrier wave asynchronous detection circuit 6 and the SC signal reproduction circuit 7.
Is supplied to.

【0014】上述の動作により、搬送波非同期検出回路
6から同期はずれ信号iが出力されるのとSC信号再生
回路7からSC信号hが出力されるのはほぼ同じ時刻に
なるが、二重変調信号aのAGC増幅回路1への供給が
無くなったことを検出するまでの時間は、搬送波非同期
検出回路6で再生搬送波gが非同期であると検出するよ
りも、位相検波器2,識別器3およびAPC検出回路4
で発生する遅延時間分だけ早い。従って、AGC増幅回
路1の出力する制御信号jでSC信号hの送出を停止さ
せると、雑音状態であるVCO制御信号fにより生成さ
れる同期はずれ信号iにより送出停止される,雑音状態
にあるSC信号hの送出を確実に防止することができ
る。
According to the above operation, the out-of-synchronization signal i is output from the carrier asynchronous detection circuit 6 and the SC signal h is output from the SC signal reproduction circuit 7 at substantially the same time, but the double modulation signal is output. The time until the supply of a to the AGC amplifier circuit 1 is detected is longer than that when the carrier wave asynchronous detection circuit 6 detects that the reproduced carrier wave g is asynchronous, the phase detector 2, the discriminator 3, and the APC. Detection circuit 4
It is earlier by the delay time that occurs in. Therefore, when the transmission of the SC signal h is stopped by the control signal j output from the AGC amplifier circuit 1, the SC in the noise state is stopped by the out-of-synchronization signal i generated by the VCO control signal f in the noise state. It is possible to reliably prevent the transmission of the signal h.

【0015】[0015]

【発明の効果】以上説明したように本発明は、主信号と
サービスチャンネル信号との二重変調信号が位相検波器
へ供給されない場合および搬送波非同期検出回路が再生
搬送波の非同期を検出する場合にはSC信号再生回路か
らの再生されたサービスチャンネル信号の出力を停止さ
せるSC信号出力停止回路を備えるので、再生搬送波の
非同期時ばかりでなく、二重変調信号の供給がなくなっ
ても雑音状態の再生サービスチャンネル信号の送出を防
止できるという効果がある。従って、本発明のSC信号
再生回路からのサービスチャンネル信号を受けて動作す
る装置,例えば回線切替装置などの通信制御装置あるい
は監視システムの誤動作を防止できるという効果があ
る。
As described above, according to the present invention, when the dual modulation signal of the main signal and the service channel signal is not supplied to the phase detector, and when the carrier asynchronous detection circuit detects the asynchronous of the reproduced carrier. Since the SC signal output stop circuit that stops the output of the reproduced service channel signal from the SC signal reproduction circuit is provided, the reproduction service in the noise state is not only caused when the reproduced carrier wave is asynchronous, but also when the supply of the double modulation signal is stopped. This has the effect of preventing the transmission of channel signals. Therefore, there is an effect that it is possible to prevent a malfunction of a device which operates by receiving the service channel signal from the SC signal reproducing circuit of the present invention, for example, a communication control device such as a line switching device or a monitoring system.

【図面の簡単な説明】[Brief description of drawings]

【図1】本発明の一実施例による二重変調信号復調回路
のブロック図である。
FIG. 1 is a block diagram of a dual modulation signal demodulation circuit according to an embodiment of the present invention.

【符号の説明】[Explanation of symbols]

1 自動利得制御増幅回路 2 位相検波器 3 識別器 4 VCO 5 APC検出回路 6 搬送波非同期検出回路 7 SC信号再生回路 1 Automatic Gain Control Amplifier Circuit 2 Phase Detector 3 Discriminator 4 VCO 5 APC Detection Circuit 6 Carrier Asynchronous Detection Circuit 7 SC Signal Regeneration Circuit

Claims (2)

【特許請求の範囲】[Claims] 【請求項1】 搬送波を主信号で位相変調項を含む多値
デジタル変調信号に変調したうえこの多値デジタル変調
信号をサービスチャンネル信号でさらに周波数変調した
二重変調信号を一定振幅に自動利得制御増幅する自動利
得制御増幅回路と、VCO制御信号に応答して再生搬送
波を生じるVCOと、一定振幅の前記二重変調信号を前
記再生搬送波を基準にして位相検波しベースバンド信号
を生じる位相検波器と、前記ベースバンド信号を識別再
生して復調主信号を生じると共に前記ベースバンド信号
に含まれている位相情報を前記位相変調項に対応する位
相ごとに識別して位相情報信号を生じる識別器と、前記
位相情報信号に応答して所定の演算を行い前記二重変調
信号の搬送波と前記再生搬送波との位相差をなくすよう
な前記VCO制御信号を発生するAPC信号検出回路
と、前記VCO制御信号から前記サービスチャンネル信
号を再生するSC信号再生回路と、前記VCO制御信号
に応答して前記再生搬送波の前記搬送波に対する非同期
を検出する搬送波非同期検出回路と、前記二重変調信号
が前記位相検波器へ供給されない場合および前記搬送波
非同期検出回路が前記再生搬送波の非同期を検出する場
合には前記SC信号再生回路からの前記サービスチャン
ネル信号の出力を停止させるSC信号出力停止回路とを
備えることを特徴とする二重変調信号復調回路。
1. A dual modulation signal obtained by modulating a carrier wave into a multilevel digital modulation signal including a phase modulation term with a main signal and further frequency-modulating the multilevel digital modulation signal with a service channel signal, and automatically controlling the gain to a constant amplitude. An automatic gain control amplifier circuit for amplifying, a VCO for generating a reproduced carrier wave in response to a VCO control signal, and a phase detector for phase-detecting the double modulated signal having a constant amplitude with reference to the reproduced carrier wave to generate a baseband signal. And a discriminator that discriminates and reproduces the baseband signal to generate a demodulation main signal and discriminates phase information included in the baseband signal for each phase corresponding to the phase modulation term to generate a phase information signal. , The VCO control signal for performing a predetermined calculation in response to the phase information signal to eliminate the phase difference between the carrier wave of the dual modulation signal and the reproduced carrier wave. APC signal detecting circuit for generating a signal, an SC signal reproducing circuit for reproducing the service channel signal from the VCO control signal, and a carrier wave asynchronous detection for detecting an asynchronism of the reproduced carrier wave with respect to the carrier wave in response to the VCO control signal. Circuit, and when the dual modulation signal is not supplied to the phase detector and when the carrier wave asynchronous detection circuit detects the asynchronous of the reproduced carrier wave, the output of the service channel signal from the SC signal reproduction circuit is stopped. A dual modulation signal demodulation circuit, comprising: an SC signal output stop circuit.
【請求項2】 前記SC信号出力停止回路が、前記自動
利得制御増幅器の自動利得制御電圧がほぼ最大電圧にな
っている場合に前記位相検波器への前記二重変調信号の
供給がないと判断することを特徴とする請求項1記載の
二重変調信号復調回路。
2. The SC signal output stop circuit determines that the double modulation signal is not supplied to the phase detector when the automatic gain control voltage of the automatic gain control amplifier is almost the maximum voltage. The dual modulation signal demodulation circuit according to claim 1, wherein
JP7069214A 1995-03-28 1995-03-28 Double modulation signal demodulation circuit Expired - Fee Related JP2919296B2 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP7069214A JP2919296B2 (en) 1995-03-28 1995-03-28 Double modulation signal demodulation circuit

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP7069214A JP2919296B2 (en) 1995-03-28 1995-03-28 Double modulation signal demodulation circuit

Publications (2)

Publication Number Publication Date
JPH08265385A true JPH08265385A (en) 1996-10-11
JP2919296B2 JP2919296B2 (en) 1999-07-12

Family

ID=13396253

Family Applications (1)

Application Number Title Priority Date Filing Date
JP7069214A Expired - Fee Related JP2919296B2 (en) 1995-03-28 1995-03-28 Double modulation signal demodulation circuit

Country Status (1)

Country Link
JP (1) JP2919296B2 (en)

Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS61232735A (en) * 1985-04-08 1986-10-17 Hitachi Ltd Receiving signal turning-off detecting device
JPS6436249A (en) * 1987-07-31 1989-02-07 Nec Corp Carrier synchronizing circuit
JPH01189242A (en) * 1988-01-22 1989-07-28 Fujitsu Ltd Input interruption detecting circuit
JPH03133236A (en) * 1989-10-18 1991-06-06 Mitsubishi Electric Corp Demodulator

Patent Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS61232735A (en) * 1985-04-08 1986-10-17 Hitachi Ltd Receiving signal turning-off detecting device
JPS6436249A (en) * 1987-07-31 1989-02-07 Nec Corp Carrier synchronizing circuit
JPH01189242A (en) * 1988-01-22 1989-07-28 Fujitsu Ltd Input interruption detecting circuit
JPH03133236A (en) * 1989-10-18 1991-06-06 Mitsubishi Electric Corp Demodulator

Also Published As

Publication number Publication date
JP2919296B2 (en) 1999-07-12

Similar Documents

Publication Publication Date Title
JP3478508B2 (en) Wireless communication device
US5740205A (en) Apparatus and method for maximizing frequency offset tracking performance in a digital receiver
EP1479159A2 (en) Digital phase locked loop
CA1287383C (en) 8-phase phase-shift keying demodulator
JPH11505974A (en) Method for reducing the effects of modulator transients in signal tracking loops
JP2919296B2 (en) Double modulation signal demodulation circuit
US5337193A (en) Apparatus for selectively recording and/or reproducing a video signal with a PCM audio signal or with an FM audio signal
US6813321B1 (en) Digital demodulator
GB2299227A (en) Demodulation devices avoiding pseudo synchronization
US5717721A (en) Demodulation correcting circuit for FSK receiver
JPH02186828A (en) Regenerator having phase fixing loop of loop gain compensation and offset compensation
JP2590906B2 (en) Carrier synchronization circuit
US4130839A (en) Circuitry for a facsimile receiver for regeneration of carrier for an amplitude modulated suppressed carrier signal
EP0293828B1 (en) Circuit device for demodulating DSB modulated signals and method therefor
JP3389149B2 (en) Demodulation circuit
JPS63133777A (en) Keyed automatic level control circuit for four-phase psk modulator
JP3349985B2 (en) Demodulator
JPH077686A (en) Am demodulator
JP2912217B2 (en) Demodulator
JPH0575663A (en) Demodulator
JPH01154613A (en) Automatic gain control amplifier circuit
JPS5816827B2 (en) Pseudo pull-in avoidance circuit in reference carrier regeneration circuit
JP3088324B2 (en) Multilevel quadrature amplitude modulation demodulator
JPH03249846A (en) Demodulator
JP3926945B2 (en) Carrier reproduction circuit and carrier reproduction method

Legal Events

Date Code Title Description
A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

Effective date: 19990330

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

S533 Written request for registration of change of name

Free format text: JAPANESE INTERMEDIATE CODE: R313533

R350 Written notification of registration of transfer

Free format text: JAPANESE INTERMEDIATE CODE: R350

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

LAPS Cancellation because of no payment of annual fees