JPH08242155A - Driving circuit device of power mosfet - Google Patents

Driving circuit device of power mosfet

Info

Publication number
JPH08242155A
JPH08242155A JP7348406A JP34840695A JPH08242155A JP H08242155 A JPH08242155 A JP H08242155A JP 7348406 A JP7348406 A JP 7348406A JP 34840695 A JP34840695 A JP 34840695A JP H08242155 A JPH08242155 A JP H08242155A
Authority
JP
Japan
Prior art keywords
voltage
terminal
power mosfet
amplifier
mosfet
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Withdrawn
Application number
JP7348406A
Other languages
Japanese (ja)
Inventor
Matthias Jung
ユング マチアス
Erich Kaifler
カイフラー エーリツヒ
Jenoe Tihanyi
チハニ イエネ
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Siemens AG
Original Assignee
Siemens AG
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Siemens AG filed Critical Siemens AG
Publication of JPH08242155A publication Critical patent/JPH08242155A/en
Withdrawn legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H03ELECTRONIC CIRCUITRY
    • H03KPULSE TECHNIQUE
    • H03K19/00Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • HELECTRICITY
    • H03ELECTRONIC CIRCUITRY
    • H03KPULSE TECHNIQUE
    • H03K17/00Electronic switching or gating, i.e. not by contact-making and –breaking
    • H03K17/06Modifications for ensuring a fully conducting state
    • H03K17/063Modifications for ensuring a fully conducting state in field-effect transistor switches
    • HELECTRICITY
    • H03ELECTRONIC CIRCUITRY
    • H03KPULSE TECHNIQUE
    • H03K2217/00Indexing scheme related to electronic switching or gating, i.e. not by contact-making or -breaking covered by H03K17/00
    • H03K2217/0081Power supply means, e.g. to the switch driver

Abstract

PROBLEM TO BE SOLVED: To attain complete conduction control of a power MOSFET by providing an output voltage higher than a supply voltage allowed to be used by a voltage amplifier of which output terminal is connected between the gate and source terminals of the power MOSFET. SOLUTION: The gate terminal G of a power MOSFET 1 is connected to a 1st output terminal of a voltage amplifier 2. A 2nd output terminal 8 of the amplifier 2 is connected to the source terminal S of the MOSFET 1. The 2nd output terminal 8 of the amplifier 2 is similarly connected to a fixed potential, e.g. earth potential. The 2nd output terminal 8 is connected also to an input terminal 6. The amplifier 2 is connected to feed voltage VBB, e.g. 3 V battery voltage, through the terminals 4, 8. During the application of input voltage VIN on the input terminal of the amplifier 2, the amplifier 2 supplies output voltage VGS boosted up to 6 V e.g. to the gate terminal G of the MOSFET 1. The voltage level is sufficient for completely controlling the conduction of the MOSFET 1.

Description

【発明の詳細な説明】Detailed Description of the Invention

【0001】[0001]

【発明の属する技術分野】本発明は、 a)パワーMOSFETのゲート端子に電圧増倍器の出
力端子が接続され、 b)電圧増倍器は供給電圧源に接続可能である パワーMOSFETの駆動回路装置に関する。
BACKGROUND OF THE INVENTION 1. Field of the Invention The present invention relates to a power MOSFET driving circuit in which a) the output terminal of a voltage multiplier is connected to the gate terminal of a power MOSFET, and b) the voltage multiplier is connectable to a supply voltage source. Regarding the device.

【0002】[0002]

【従来の技術】このような回路装置は例えばヨーロッパ
特許第0236967号明細書に記載されている。この
回路装置は、負荷抵抗に起因するソース電位変化が導通
制御を妨害するにも拘わらず、ソース側負荷を備えたM
OSFETを完全に導通制御するために使われる。従っ
て、完全に導通制御するために、ゲート電位はアースを
基準として電圧増倍器によって供給電圧より大きい値に
高められる。
2. Description of the Related Art Such a circuit arrangement is described, for example, in EP 0 236 967. This circuit device has a source side load M even though the source potential change due to the load resistance interferes with conduction control.
It is used to completely control the conduction of the OSFET. Thus, for full conduction control, the gate potential is raised to a value above the supply voltage by the voltage multiplier with reference to ground.

【0003】今日、電子機器における開発は供給電圧を
ますます低くすることに向けられている。このための例
は2.7〜3Vの電池電圧を持つコードレス電話及び
3.3Vの電池電圧を持つラップトップコンピュータで
ある。しかしながら、このような低い供給電圧はパワー
MOSFETを完全に導通制御するのに十分ではない。
部分的に導通制御されたパワーMOSFETは、しかし
ながら、完全に導通制御されたパワーMOSFETに比
較して、大きい順方向抵抗RDSonを有し、このことは大
きい損失となる。
Today, developments in electronic equipment are directed towards ever lowering supply voltages. Examples for this are cordless phones with a battery voltage of 2.7-3V and laptop computers with a battery voltage of 3.3V. However, such a low supply voltage is not sufficient to fully control the power MOSFET.
Partially conduction-controlled power MOSFETs, however, have a large forward resistance R DSon compared to fully conduction-controlled power MOSFETs, which results in large losses.

【0004】この問題は複数のパワーMOSFETの並
列接続又は大きなチップ面積によって解決することがで
きる。しかしながら、このような解決は高い費用を用い
てのみ可能である。
This problem can be solved by parallel connection of a plurality of power MOSFETs or a large chip area. However, such a solution is possible only at high cost.

【0005】[0005]

【発明が解決しようとする課題】そこで、本発明の課題
は、使用し得る供給電圧がパワーMOSFETを完全に
導通制御するのに必要なゲート−ソース間電圧より小さ
い場合にもパワーMOSFETの完全な導通制御を保証
するパワーMOSFETの駆動回路装置を提供すること
にある。
SUMMARY OF THE INVENTION The object of the present invention is therefore to achieve a complete power MOSFET even when the supply voltage which can be used is less than the gate-source voltage required to fully control the conduction of the power MOSFET. It is an object of the present invention to provide a drive circuit device for a power MOSFET that guarantees conduction control.

【0006】[0006]

【課題を解決するための手段】上述の課題を解決するた
め、本発明によれば、 c)電圧増倍器の出力端はパワーMOSFETのゲート
端子とソース端子との間に接続され、 d)電圧増倍器は使用し得る供給電圧より大きい出力電
圧を供給する。
In order to solve the above problems, according to the present invention, c) the output terminal of the voltage multiplier is connected between the gate terminal and the source terminal of the power MOSFET, and d). The voltage multiplier provides an output voltage that is greater than the available supply voltage.

【0007】[0007]

【実施例】本発明の実施例を図1及び図2を参照して詳
細に説明する。
Embodiments of the present invention will be described in detail with reference to FIGS.

【0008】図1に示された回路装置におけるパワーM
OSFETは1を付されている。このパワーMOSFE
T1のドレイン端子Dは端子3に接続され、パワーMO
SFET1のソース端子Sは固定電位、例えばアース電
位に接続されている。パワーMOSFET1のゲート端
子Gは電圧増倍器2の第1の出力端子7に接続されてい
る。電圧増倍器2の第2の出力端子8はパワーMOSF
ET1のソース端子Sに接続されている。電圧増倍器2
の第2の出力端子8は同様に固定電位、例えばアース電
位に接続されている。この第2の出力端子8はさらに入
力端子6に接続されている。電圧増倍器2は端子4及び
端子8を介して供給電圧VBB、例えば3Vの電池電圧に
接続されている。電圧増倍器は別の入力端子5を有して
いる。端子5、6は電圧増倍器2の入力端を形成してい
る。
Power M in the circuit arrangement shown in FIG.
The OSFET is labeled 1. This power MOSFE
The drain terminal D of T1 is connected to terminal 3 and the power MO
The source terminal S of SFET1 is connected to a fixed potential, for example the ground potential. The gate terminal G of the power MOSFET 1 is connected to the first output terminal 7 of the voltage multiplier 2. The second output terminal 8 of the voltage multiplier 2 is a power MOSF
It is connected to the source terminal S of ET1. Voltage multiplier 2
The second output terminal 8 of is also connected to a fixed potential, for example ground potential. The second output terminal 8 is further connected to the input terminal 6. The voltage multiplier 2 is connected via a terminal 4 and a terminal 8 to a supply voltage V BB , for example a battery voltage of 3V. The voltage multiplier has a further input terminal 5. The terminals 5, 6 form the input of the voltage multiplier 2.

【0009】パワーMOSFET1を導通制御するため
に、電圧増倍器2は入力端5、6を介して図2aに示さ
れている入力電圧VINを与えられる。この入力電圧VIN
の大きさは例えば3Vの供給電圧VBBと高々同じであ
る。
In order to control the conduction of the power MOSFET 1, the voltage multiplier 2 is supplied via the inputs 5, 6 with the input voltage V IN shown in FIG. 2a. This input voltage V IN
Is at most the same as the supply voltage V BB of , for example, 3V.

【0010】入力電圧VINが電圧増倍器2の入力端に印
加されている間、電圧増倍器2は出力側でパワーMOS
FET1のゲート端子Gへ図2bに示されている例えば
6Vの大きさの高められた出力電圧VGSを供給する。こ
の大きさはパワーMOSFET1を完全に導通制御する
のに十分である。
While the input voltage V IN is being applied to the input end of the voltage multiplier 2, the voltage multiplier 2 has a power MOS on the output side.
The gate terminal G of the FET 1 is supplied with an increased output voltage V GS of the magnitude shown in FIG. This size is sufficient to completely control the power MOSFET 1.

【0011】この実施例の電圧増倍器2は例えばヨーロ
ッパ特許第0236967号明細書に記載されている電
圧二倍化の公知の原理に基づいて構成することができ
る。この場合、ソースホロワとして作動されるMOSF
ETを駆動するために電圧二倍器が使用される。この電
圧二倍器はMOSFETのゲートリード線内に位置して
直列に接続された2つのダイオードと、1つのコンデン
サとを含んでいる。コンデンサの第1の端子は両ダイオ
ードの中間接続点に接続され、コンデンサの第2の端子
にはパルス発生器からクロック化された直流電圧が供給
される。これによって、MOSFETのゲート端子に接
続されている方のコンデンサの端子における電圧は、動
作電圧より大きくしかもMOSFETを完全に導通させ
る電圧に充電される。
The voltage multiplier 2 of this embodiment can be constructed on the basis of the known principle of voltage doubling, for example as described in EP 0 236 967. In this case, MOSF operated as a source follower
A voltage doubler is used to drive the ET. The voltage doubler includes two diodes located in the gate lead of the MOSFET and connected in series, and a capacitor. The first terminal of the capacitor is connected to the intermediate connection point of both diodes, and the second terminal of the capacitor is supplied with the clocked DC voltage from the pulse generator. As a result, the voltage at the terminal of the capacitor which is connected to the gate terminal of the MOSFET is charged to a voltage higher than the operating voltage and yet to bring the MOSFET into full conduction.

【0012】この実施例においてはパルス発生器は電圧
増倍器2の構成要素である。パルス発生器は、入力電圧
INが電圧増倍器2の入力端に印加されている間、その
入力電圧VINによって制御されて、クロック化された直
流電圧を発生する。しかしながら、パルス発生器は入力
端5、6にも接続することができ、従ってクロック化さ
れた直流電圧を外部から供給することができる。
In this embodiment, the pulse generator is a component of the voltage multiplier 2. Pulse generator, while the input voltage V IN is applied to the input terminal of the voltage multiplier 2 is controlled by the input voltage V IN, it generates a clocked DC voltage. However, the pulse generator can also be connected to the inputs 5, 6 and can therefore be supplied with a clocked DC voltage externally.

【図面の簡単な説明】[Brief description of drawings]

【図1】本発明による回路装置を示す接続図である。FIG. 1 is a connection diagram showing a circuit device according to the present invention.

【図2】aは電圧増倍器の入力端における電圧(VIN
の時間的変化、bは電圧増倍器の出力端における電圧
(VGS)の時間的変化を示す波形図である。
FIG. 2a is a voltage (V IN ) at the input terminal of the voltage multiplier
Is a waveform diagram showing the temporal change of the voltage (V GS ) at the output terminal of the voltage multiplier.

【符号の説明】[Explanation of symbols]

1 パワーMOSFET 2 電圧増倍器 3 端子 4 端子 5 入力端子 6 入力端子 7 第1出力端子 8 第2出力端子 1 power MOSFET 2 voltage multiplier 3 terminal 4 terminal 5 input terminal 6 input terminal 7 first output terminal 8 second output terminal

───────────────────────────────────────────────────── フロントページの続き (72)発明者 イエネ チハニ ドイツ連邦共和国 85551 キルヒハイム イザールヴエーク 13 ─────────────────────────────────────────────────── ─── Continuation of the front page (72) Inventor Jene Hani Germany Federal Republic of Germany 85551 Kirchheim Isarwewijk 13

Claims (5)

【特許請求の範囲】[Claims] 【請求項1】 a)パワーMOSFETのゲート端子に
電圧増倍器の出力端子が接続され、 b)電圧増倍器は供給電圧源に接続可能であるパワーM
OSFETの駆動回路装置において、 c)電圧増倍器(2)の出力端(7、8)はパワーMO
SFET(1)のゲート端子(G)とソース端子(S)
との間に接続され、 d)電圧増倍器(2)は使用し得る供給電圧(VBB)よ
り大きい出力電圧(VGS)を供給する ことを特徴とするパワーMOSFETの駆動回路装置。
1. A power M in which a) a gate terminal of a power MOSFET is connected to an output terminal of a voltage multiplier, and b) the voltage multiplier is connectable to a supply voltage source.
In the drive circuit device of the OSFET, c) the output terminals (7, 8) of the voltage multiplier (2) are power MO
Gate terminal (G) and source terminal (S) of SFET (1)
D) The voltage multiplier (2) supplies an output voltage (V GS ) larger than the usable supply voltage (V BB ) and a driving circuit device for a power MOSFET.
【請求項2】 電圧増倍器(2)はパワーMOSFET
(1)と同じケース内に組込まれていることを特徴とす
る請求項1記載の回路装置。
2. The voltage multiplier (2) is a power MOSFET.
The circuit device according to claim 1, wherein the circuit device is incorporated in the same case as (1).
【請求項3】 電圧増倍器(2)は集積回路として形成
されていることを特徴とする請求項1又は2記載の回路
装置。
3. Circuit arrangement according to claim 1, characterized in that the voltage multiplier (2) is formed as an integrated circuit.
【請求項4】 電圧増倍器(2)とパワーMOSFET
(1)とは同一チップ上に集積されていることを特徴と
する請求項3記載の回路装置。
4. A voltage multiplier (2) and a power MOSFET.
4. The circuit device according to claim 3, wherein (1) is integrated on the same chip.
【請求項5】 電圧増倍器(2)はパルス発生器を含む
ことを特徴とする請求項3又は4記載の回路装置。
5. Circuit arrangement according to claim 3 or 4, characterized in that the voltage multiplier (2) comprises a pulse generator.
JP7348406A 1994-12-23 1995-12-18 Driving circuit device of power mosfet Withdrawn JPH08242155A (en)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
DE4446327.8 1994-12-23
DE4446327A DE4446327A1 (en) 1994-12-23 1994-12-23 Power MOSFET trigger circuit esp for cordless telephone or laptop computer

Publications (1)

Publication Number Publication Date
JPH08242155A true JPH08242155A (en) 1996-09-17

Family

ID=6536934

Family Applications (1)

Application Number Title Priority Date Filing Date
JP7348406A Withdrawn JPH08242155A (en) 1994-12-23 1995-12-18 Driving circuit device of power mosfet

Country Status (3)

Country Link
JP (1) JPH08242155A (en)
KR (1) KR960027330A (en)
DE (1) DE4446327A1 (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2015520537A (en) * 2012-04-04 2015-07-16 クリー インコーポレイテッドCree Inc. High voltage driver

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US8963576B2 (en) 2012-10-19 2015-02-24 Cree, Inc. Increased transition speed switching device driver

Family Cites Families (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE6900750U (en) * 1968-12-04 1969-06-04 Wilhelm Koenig TRUCKS FOR IN PARTICULAR MONITAR TRACKS
US4737667A (en) * 1986-03-11 1988-04-12 Siemens Aktiengesellschaft Driving circuitry for a MOSFET having a source load

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2015520537A (en) * 2012-04-04 2015-07-16 クリー インコーポレイテッドCree Inc. High voltage driver

Also Published As

Publication number Publication date
KR960027330A (en) 1996-07-22
DE4446327A1 (en) 1996-07-04

Similar Documents

Publication Publication Date Title
JP5354625B2 (en) Semiconductor device
US7116153B2 (en) Circuit for driving a depletion-type JFET
US6812782B2 (en) Switch mode converter that allows 100% duty cycle on gate driver
KR101202204B1 (en) Power mosfet driver and method therefor
US7692474B2 (en) Control circuit for a high-side semiconductor switch for switching a supply voltage
US7911192B2 (en) High voltage power regulation using two power switches with low voltage transistors
KR101036867B1 (en) Dc-dc converter
JPS62227213A (en) Circuit device with power mos-fet and inductive load
JP2000324807A (en) Switching regulator
US7046040B2 (en) Bootstrap driver
JPH0481892B2 (en)
JP2905459B2 (en) Buck regulator circuit
EP1056070A3 (en) Drive circuit and drive circuit system for capacitive load
US6025705A (en) DC-to-DC converter
US7554366B2 (en) CMOS driving circuit
US20030006736A1 (en) Circuit assembly for doubling the voltage of a battery
JPH06311738A (en) Step-up chopper-type switching power-supply
JPH08242155A (en) Driving circuit device of power mosfet
JP3314473B2 (en) Power MOSFET control device
US6819573B2 (en) DC to DC switching power converter with partial-swing switching and method
JP4319336B2 (en) MOS switching circuit
JP2022103616A (en) Switching power supply circuit and switching power supply device
JP2882332B2 (en) Power circuit
JP2013055813A (en) Backflow prevention circuit, step-down dc/dc converter using the same, control circuit for the same, charging circuit, and electronic apparatus
JP3061093B2 (en) Step-down chopper type switching power supply

Legal Events

Date Code Title Description
A300 Application deemed to be withdrawn because no request for examination was validly filed

Free format text: JAPANESE INTERMEDIATE CODE: A300

Effective date: 20030304