JPH08124720A - Varistor and its manufacture - Google Patents

Varistor and its manufacture

Info

Publication number
JPH08124720A
JPH08124720A JP6265237A JP26523794A JPH08124720A JP H08124720 A JPH08124720 A JP H08124720A JP 6265237 A JP6265237 A JP 6265237A JP 26523794 A JP26523794 A JP 26523794A JP H08124720 A JPH08124720 A JP H08124720A
Authority
JP
Japan
Prior art keywords
resistance layer
varistor element
varistor
high resistance
electrode
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP6265237A
Other languages
Japanese (ja)
Other versions
JP3396973B2 (en
Inventor
Yoshio Matsuyama
美穗 松山
Yasuo Wakahata
康男 若畑
Hideaki Tokunaga
英晃 徳永
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Panasonic Holdings Corp
Original Assignee
Matsushita Electric Industrial Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Matsushita Electric Industrial Co Ltd filed Critical Matsushita Electric Industrial Co Ltd
Priority to JP26523794A priority Critical patent/JP3396973B2/en
Publication of JPH08124720A publication Critical patent/JPH08124720A/en
Application granted granted Critical
Publication of JP3396973B2 publication Critical patent/JP3396973B2/en
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Landscapes

  • Thermistors And Varistors (AREA)

Abstract

PURPOSE: To provide a varistor having an excellent plating resistance and a moisture resistance by forming a high-resistance layer composed mainly of a Zn-X-O material on at least the areas of the surface of a varistor element which are not covered with electrodes. CONSTITUTION: A plurality of Ag internal electrodes 2 are provided in a varistor element 1. The electrodes 2 are alternately led out to both ends of the element 1 and electrically connected to external electrodes 3 at both ends. Then the element 1 is buried in an X oxide (X=Fe, Sb, Ti, or Al), and baked in the air or an oxygen atmosphere. When the element 1 is baked, the ZnO which is the main component of the element 1 reacts with the X oxide and a high- resistance layer 4a made mainly of a Zn-X-O material is formed on the surface of the element 1 except the parts covered with the external electrodes 3. When Bi2 O3 which is the accessory component of the element 1 reacts with the X oxide, another high-resistance layer 4b made mainly of a Bi-X-O material is formed on the surface of the element 1. Therefore, a varistor element having an excellent chemical resistance and a moisture resistance can be obtained.

Description

【発明の詳細な説明】Detailed Description of the Invention

【0001】[0001]

【産業上の利用分野】本発明はバリスタとその製造方法
に関するものである。
BACKGROUND OF THE INVENTION 1. Field of the Invention The present invention relates to a varistor and its manufacturing method.

【0002】[0002]

【従来の技術】従来より、チップ部品は半田付け時に半
田により、Ag外部電極が、侵されてしまうため、Ag
外部電極の上にNiメッキ等を施し、この上からさら
に、半田付け性向上のため半田メッキを施している。し
かし、ZnOバリスタは、半導体であるため電解メッキ
を行うと、セラミック素子表面もメッキされてしまうの
で、これを防ぐために、セラミック素子表面にSi,
B,Bi,Pb,Ca等からなるガラスをディップし
て、高抵抗層を形成していた。
2. Description of the Related Art Conventionally, when a chip component is soldered, Ag external electrodes are attacked by the solder.
Ni plating or the like is applied to the external electrodes, and then solder plating is applied to improve the solderability. However, since the ZnO varistor is a semiconductor, if electrolytic plating is performed, the surface of the ceramic element is also plated. To prevent this, Si,
A high resistance layer was formed by dipping glass made of B, Bi, Pb, Ca or the like.

【0003】[0003]

【発明が解決しようとする課題】しかし、ガラスによる
高抵抗層は選択的にセラミック素子表面だけに形成する
ことができず、また均一な厚さにすることが困難であっ
た。このため、メッキをするときメッキ流れをおこして
ショートしたり、水分等がセラミック素子内部に浸入し
てバリスタ特性を劣化させたりするという問題点を有し
ていた。
However, the high resistance layer made of glass cannot be selectively formed only on the surface of the ceramic element, and it is difficult to make the thickness uniform. Therefore, there is a problem that when plating is performed, a flow of plating is caused to cause a short circuit, or moisture or the like enters the inside of the ceramic element to deteriorate the varistor characteristics.

【0004】そこで本発明は、緻密で均一な厚みを有
し、選択的にセラミック素子表面に高抵抗層を形成し、
耐メッキ性、耐湿性に優れたバリスタを提供することを
目的とするものである。
Therefore, the present invention has a dense and uniform thickness and selectively forms a high resistance layer on the surface of a ceramic element,
It is intended to provide a varistor having excellent plating resistance and moisture resistance.

【0005】[0005]

【課題を解決するための手段】この目的を達成するため
に、本発明はバリスタ素子の表面に電極を形成し、次に
バリスタ素子の表面にXの酸化物(X=Fe,Sb,T
i,Alのうち少なくとも一種類)を主成分とする混合
物を配し、その後焼成し、バリスタ素子表面の少なくと
も電極に覆われていない部分に主成分がZn−X−O系
の物質である高抵抗層を形成するものである。
In order to achieve this object, the present invention forms an electrode on the surface of a varistor element and then forms an oxide of X (X = Fe, Sb, T) on the surface of the varistor element.
A mixture containing at least one of i and Al as a main component is arranged and then fired, and at least a portion of the surface of the varistor element which is not covered with the electrode has a Zn--X--O-based substance as a main component. It forms a resistance layer.

【0006】[0006]

【作用】この構成により、バリスタ素子表面のZnO成
分がXの酸化物と反応し、バリスタ素子表面に主成分が
Zn−X−O系の物質である高抵抗層が形成される。し
かし、バリスタ素子表面に設けられた電極とXの酸化物
は反応しないので選択的に電極形成部分を除く、バリス
タ素子表面に、高抵抗層が形成され、前記電極上にメッ
キすることができる。前記高抵抗層は、酸、アルカリに
浸されないので、素子が酸、アルカリ溶液にエッチング
されるのを防ぎ、また、緻密で均一な厚みを有するの
で、メッキ流れや余分な水分などが浸入するのを防ぐこ
とができるので、耐湿性、耐メッキ性に優れたバリスタ
を得ることができる。
With this structure, the ZnO component on the surface of the varistor element reacts with the oxide of X, and a high resistance layer whose main component is a Zn—X—O type substance is formed on the surface of the varistor element. However, since the electrode provided on the surface of the varistor element and the oxide of X do not react with each other, a high resistance layer is selectively formed on the surface of the varistor element except the electrode forming portion, and the electrode can be plated. Since the high resistance layer is not soaked in acid or alkali, it prevents the device from being etched by acid or alkali solution, and has a dense and uniform thickness, so that the plating flow or excess water can get in. Therefore, it is possible to obtain a varistor excellent in moisture resistance and plating resistance.

【0007】さらに、積層型のバリスタの場合、外部電
極とバリスタ素子の間にも、高抵抗層が形成されるの
で、内部電極の遊端と、対向する外部電極の距離を短く
することができる。すなわち、内部電極の面積を大きく
することができるので、サージ耐量の大きなバリスタを
得ることができる。
Further, in the case of a laminated varistor, since the high resistance layer is formed between the external electrode and the varistor element, the distance between the free end of the internal electrode and the opposing external electrode can be shortened. . That is, since the area of the internal electrodes can be increased, it is possible to obtain a varistor having a large surge resistance.

【0008】なお外部電極のバリスタ素子側面に高抵抗
層が形成される理由は、現時点で明確になっていない
が、バリスタ素子の成分とXの酸化物とが反応して液相
化し、界面から液相化した高抵抗成分が素子内に浸入す
るためであると思われる。
The reason why the high resistance layer is formed on the side surface of the varistor element of the external electrode is not clear at this point, but the components of the varistor element react with the oxide of X to form a liquid phase, and from the interface. It is considered that this is because the liquid phase high resistance component penetrates into the element.

【0009】[0009]

【実施例】【Example】

(実施例1)図1において、1はバリスタ素子で、その
内部にはAg製の内部電極2が複数設けられている。こ
れらの内部電極2には、交互にバリスタ素子1の両端に
引き出され、その両端において、外部電極3と電気的に
接続されている。
(Embodiment 1) In FIG. 1, reference numeral 1 is a varistor element, and a plurality of Ag internal electrodes 2 are provided therein. The internal electrodes 2 are alternately drawn out to both ends of the varistor element 1 and electrically connected to the external electrodes 3 at both ends thereof.

【0010】また、内部電極2間、及びその外側に積層
されたセラミックシート1aは、ZnOを主成分とし、
副成分としてBi23,Co23,MnO2,Sb
23,B23等を含んでいる。
Further, the ceramic sheets 1a laminated between the internal electrodes 2 and on the outside thereof are mainly composed of ZnO,
Bi 2 O 3 , Co 2 O 3 , MnO 2 and Sb as auxiliary components
It contains 2 O 3 , B 2 O 3 and the like.

【0011】図2は製造工程を示し、セラミックシート
1aは図2において(5)で示すごとく原料の混合、粉
砕、スラリー化、シート成形により作製した。次にこの
セラミックシート1aと、内部電極2とを積層(6)
し、それを切断(7)し、930℃で30分間焼成
(8)後、シェーカーで1時間、バリスタ素子1の表面
の面取(9)をした。
FIG. 2 shows the manufacturing process, and the ceramic sheet 1a was prepared by mixing the raw materials, pulverizing, slurrying, and sheet forming as shown by (5) in FIG. Next, the ceramic sheet 1a and the internal electrodes 2 are laminated (6).
Then, it was cut (7), baked at 930 ° C. for 30 minutes (8), and then the surface of the varistor element 1 was chamfered (9) with a shaker for 1 hour.

【0012】次に、バリスタ素子1の両端面にAg電極
ペーストを塗布(10)し、600℃〜960℃でAg
電極焼付(11)し、その後、図3に示すごとくFe2
3を主成分とする混合物15にバリスタ素子1を埋没
させ、空気中あるいは酸素雰囲気中で600℃〜960
℃で5分〜10時間、焼成した(図2の12)。
Next, Ag electrode paste is applied (10) to both end faces of the varistor element 1, and Ag is applied at 600 ° C. to 960 ° C.
The electrode was baked (11) and then Fe 2 as shown in FIG.
The varistor element 1 is embedded in the mixture 15 containing O 3 as a main component, and the temperature is set to 600 ° C. to 960 in the air or the oxygen atmosphere.
It was baked at 5 ° C. for 5 minutes to 10 hours (12 in FIG. 2).

【0013】この焼成により、バリスタ素子1の主成分
ZnOと、Fe23が反応して、主にZn−Fe−O系
の高抵抗層4aが前記バリスタ素子1表面上に形成され
る。また、バリスタ素子1に副成分として、Bi23
添加した場合、Bi23がFe23と反応して、主にZ
n−Fe−O系の高抵抗層4aと、この高抵抗層4aの
上に、主にBi−Fe−O系の高抵抗層4bとがバリス
タ素子1の表面上に形成される。
By this firing, the main component ZnO of the varistor element 1 reacts with Fe 2 O 3 to form the Zn—Fe—O-based high resistance layer 4 a on the surface of the varistor element 1. Further, as a sub-component in the varistor element 1, the case of adding Bi 2 O 3, Bi 2 O 3 reacts with Fe 2 O 3, mostly Z
An n-Fe-O-based high resistance layer 4a and a Bi-Fe-O-based high resistance layer 4b, which is mainly a Bi-Fe-O-based high resistance layer 4a, are formed on the surface of the varistor element 1.

【0014】また、バリスタ素子1の副成分としてB2
3を添加した場合、B23がFe23と反応して、主
にZn−Fe−O系の高抵抗層4aと、この上に、主に
B−Fe−O系の高抵抗層4bとがバリスタ素子1の表
面上に形成される。
Further, B 2 is added as an auxiliary component of the varistor element 1.
When O 3 is added, B 2 O 3 reacts with Fe 2 O 3 to mainly form the Zn—Fe—O based high resistance layer 4a, and on top of this, mainly B—Fe—O based high resistance layer 4a. The resistance layer 4b is formed on the surface of the varistor element 1.

【0015】さらに、バリスタ素子1に、副成分とし
て、Bi23とを添加した場合、Bi 23とB23とが
Fe23と反応して、主にZn−Fe−O系の高抵抗層
4aと、この上に、主にBi−Fe−O系とB−Fe−
O系とからなる高抵抗層4bとがバリスタ素子1の表面
上に形成される。これら反応により生じた物質は、バリ
スタの特性への悪影響は生じず、バリスタとして極めて
特性の優れたものが得られる。ここで重要なことは、図
3に示すごとく個々のバリスタ素子1を全てFe 23
主成分とする混合物15に埋没させておくことである。
そのために、まずアルミナのるつぼ16の中に所定の厚
さでFe23を主成分とする混合物15を敷きつめ、そ
の上に、バリスタ素子1を隣接するものと接触しないよ
うに並べ、その状態でFe23を主成分とする混合物1
5を充分に覆いかぶせた。この状態で焼成を行った後
に、バリスタ素子1表面と、外部電極3表面のFe23
を主成分とする混合物15を取り除いた。この除去は例
えば容器内にSiCの玉石と純水とバリスタ素子1とを
入れて攪拌したり、エアーガンで複数のバリスタ素子1
を容器内で揺動させたりして行った。その後、外部電極
3表面に2A,30minで電解Niメッキ、その上に
0.6A,30minで半田メッキ(図2の14)を行
い、バリスタを得た。
Further, the varistor element 1 has a sub-component
Bi2O3When and are added, Bi 2O3And B2O3And
Fe2O3Zn--Fe--O-based high resistance layer
4a, and on top of this, mainly Bi-Fe-O system and B-Fe-
The high resistance layer 4b made of O-based material is the surface of the varistor element 1.
Formed on. The substances produced by these reactions are
As a varistor, it does not adversely affect the characteristics of the
A product with excellent characteristics can be obtained. The important thing here is the figure
As shown in 3, all individual varistor elements 1 are Fe 2O3To
It is to be buried in the mixture 15 containing the main component.
For that purpose, first, in an alumina crucible 16,
Then Fe2O3Spread the mixture 15 consisting mainly of
On top of it, do not touch the varistor element 1 with its neighbors.
Arranged in line and Fe in that state2O3Mixture 1 based on
Covered 5 well. After firing in this state
And Fe on the surface of the varistor element 1 and the surface of the external electrode 32O3
The mixture 15 containing as a main component was removed. This removal is an example
For example, put SiC boulders, pure water, and varistor element 1 in the container.
Put and stir, or use an air gun for multiple varistor elements 1
Was rocked in the container. Then the external electrode
Electrolytic Ni plating on 3 surface at 2A for 30min,
Solder plating (14 in Fig. 2) at 0.6A for 30 minutes
I got a barista.

【0016】得られたバリスタの断面から、メッキの厚
みは、Niメッキが1.2μm、半田メッキは1.3μ
mであった。
From the cross section of the obtained varistor, the plating thickness is 1.2 μm for Ni plating and 1.3 μ for solder plating.
It was m.

【0017】また、耐メッキ性を調べ(表1)に示し
た。
Also, the plating resistance was investigated and shown in Table 1.

【0018】[0018]

【表1】 [Table 1]

【0019】(表1)に示すように、高抵抗層4a,4
bを有していないバリスタ素子1にメッキを行うと、外
部電極3の形成部分以外のバリスタ素子1の表面積の1
00%がメッキされてしまう。
As shown in (Table 1), the high resistance layers 4a, 4
When plating is applied to the varistor element 1 not having b, the surface area of the varistor element 1 other than the portion where the external electrode 3 is formed is 1
00% will be plated.

【0020】また、従来のように、バリスタ素子1の表
面にガラスによる高抵抗層を形成したものは、7〜8%
メッキされた。しかし、本実施例によるものは、バリス
タ素子1の外部電極3の形成部分以外は全くメッキされ
なかった。
Further, as in the conventional case, the high resistance layer made of glass is formed on the surface of the varistor element 1 to 7 to 8%.
Plated However, in the case of this example, no plating was applied to the varistor element 1 except for the portion where the external electrode 3 was formed.

【0021】また、本発明のバリスタは、メッキ時も、
メッキ液による、バリスタ素子1の腐食が起きないの
で、優れた特性を有するものである。
Further, the varistor of the present invention, even during plating,
Since the varistor element 1 is not corroded by the plating solution, it has excellent characteristics.

【0022】なお、本実施例においてはFe23のみを
用いたが、Fe,Sb,Ti,Alの酸化物のうち少な
くとも一種類以上をどのような組合せで用いても同様の
効果が得られる。
Although only Fe 2 O 3 is used in this embodiment, the same effect can be obtained by using at least one kind of oxides of Fe, Sb, Ti and Al in any combination. To be

【0023】(実施例2)実施例1と同様にして、外部
電極3塗布(10)後のバリスタ素子1を、図3に示す
ごとく、Fe23を主成分とする混合物15に、埋没さ
せ、この状態で、600〜960℃で5分〜10時間焼
成した。その後、外部電極3上に、さらにAg電極ペー
ストを塗布し、600〜960℃で10〜60分間Ag
電極焼付を行い、次にメッキ(14)を行ってバリスタ
を得た。
(Example 2) In the same manner as in Example 1, the varistor element 1 after the application (10) of the external electrode 3 was buried in a mixture 15 containing Fe 2 O 3 as a main component, as shown in FIG. Then, in this state, baking was performed at 600 to 960 ° C. for 5 minutes to 10 hours. Then, the Ag electrode paste is further applied onto the external electrode 3 and Ag is applied at 600 to 960 ° C. for 10 to 60 minutes.
Electrodes were baked and then plated (14) to obtain a varistor.

【0024】また、実施例2においてFe23を主成分
とする混合物15にバリスタ素子1を埋没させて反応さ
せた後、外部電極3上についたFe23の反応物は実施
例1と同様に除去してから、さらに外部電極3の上にA
gを塗布して焼付てもよい。
Further, after the varistor element 1 was buried in the mixture 15 containing Fe 2 O 3 as a main component in Example 2 and reacted, the reaction product of Fe 2 O 3 on the external electrode 3 was obtained as in Example 1. After removing it in the same manner as above,
g may be applied and baked.

【0025】実施例1と同様に、実施例2においても、
バリスタ素子1の主成分ZnOとFe23とが反応し
て、主にZn−Fe−O系の高抵抗層4aが前記バリス
タ素子1表面上に形成される。また、バリスタ素子1に
副成分として、Bi23を添加した場合、Bi23がF
23と反応して、主にZn−Fe−O系の高抵抗層4
aと、この高抵抗層4aの上に、主にBi−Fe−O系
の高抵抗層4bとがバリスタ素子1の表面上に形成され
る。
Similar to the first embodiment, in the second embodiment as well,
The main component ZnO of the varistor element 1 reacts with Fe 2 O 3 to form a Zn—Fe—O-based high resistance layer 4 a on the surface of the varistor element 1. Further, when Bi 2 O 3 is added to the varistor element 1 as a sub ingredient, Bi 2 O 3 becomes F
reacts with e 2 O 3, mostly Zn-Fe-O-based high-resistance layer 4
a and a Bi-Fe-O-based high resistance layer 4b mainly on the high resistance layer 4a are formed on the surface of the varistor element 1.

【0026】また、バリスタ素子1の副成分としてB2
3を添加した場合、B23がFe23と反応して、主
にZn−Fe−O系の高抵抗層4aと、この上に、主に
B−Fe−O系の高抵抗層4bとがバリスタ素子1の表
面上に形成される。
Further, B 2 is added as an auxiliary component of the varistor element 1.
When O 3 is added, B 2 O 3 reacts with Fe 2 O 3 to mainly form the Zn—Fe—O based high resistance layer 4a, and on top of this, mainly B—Fe—O based high resistance layer 4a. The resistance layer 4b is formed on the surface of the varistor element 1.

【0027】さらに、バリスタ素子1に、副成分とし
て、Bi23とB23を添加した場合、Bi23とB2
3とがFe23と反応して、主にZn−Fe−O系の
高抵抗層4aと、この上に、主にBi−Fe−O系とB
i−Fe−O系とからなる高抵抗層4bとがバリスタ素
子1の表面上に形成される。これら反応により生じた物
質は、バリスタの特性への悪影響は生じず、バリスタと
して、極めて優れた特性を有するものが得られる。
Furthermore, the varistor element 1, if the secondary component, was added Bi 2 O 3 and B 2 O 3, Bi 2 O 3 and B 2
O 3 reacts with Fe 2 O 3 to form a Zn—Fe—O-based high resistance layer 4 a, and on top of this, a Bi—Fe—O-based high resistance layer 4 a.
A high resistance layer 4b made of i-Fe-O system is formed on the surface of the varistor element 1. The substances produced by these reactions do not adversely affect the characteristics of the varistor, and a varistor having extremely excellent characteristics can be obtained.

【0028】なお、本実施例においても、Fe23のみ
の例を示したが、Fe23だけでなく、Fe,Ti,A
lの酸化物を用いてもよいし、これらの中から少なくと
も一種類以上を、どのように組合せて用いたとしても同
様の効果が得られる。
Although only Fe 2 O 3 is used in this embodiment, not only Fe 2 O 3 but also Fe, Ti and A are used.
The oxide of 1 may be used, and at least one kind of them may be used in any combination to obtain the same effect.

【0029】(実施例3)実施例1と同様にして、面取
(9)後、図3に示すごとく、Fe23を主成分とする
混合物15にバリスタ素子1を埋没させ、この状態で6
00℃〜960℃で5分〜10時間、加熱する。加熱
後、外部電極3を塗布(10)し、600℃〜960
℃、10〜60分でAg電極焼付、メッキ(14)を行
う。
(Example 3) In the same manner as in Example 1, after chamfering (9), as shown in FIG. 3, the varistor element 1 was immersed in a mixture 15 containing Fe 2 O 3 as a main component, and this state was set. In 6
Heat at 00 ° C to 960 ° C for 5 minutes to 10 hours. After heating, the external electrode 3 is applied (10), and 600 ° C to 960
Ag electrode baking and plating (14) are carried out at a temperature of 10 to 60 minutes.

【0030】実施例1と同様に、実施例3においても、
バリスタ素子1の主成分ZnOとFe23とが反応し
て、主にZn−Fe−O系の高抵抗層4aが前記バリス
タ素子1表面上に形成される。また、バリスタ素子1に
副成分として、Bi23を添加した場合、Bi23がF
23と反応して、主にZn−Fe−O系の高抵抗層4
aと、この高抵抗層4aの上に、主にBi−Fe−O系
の高抵抗層4bとがバリスタ素子1の表面上に形成され
る。
Similar to the first embodiment, in the third embodiment as well,
The main component ZnO of the varistor element 1 reacts with Fe 2 O 3 to form a Zn—Fe—O-based high resistance layer 4 a on the surface of the varistor element 1. Further, when Bi 2 O 3 is added to the varistor element 1 as a sub ingredient, Bi 2 O 3 becomes F
reacts with e 2 O 3, mostly Zn-Fe-O-based high-resistance layer 4
a and a Bi-Fe-O-based high resistance layer 4b mainly on the high resistance layer 4a are formed on the surface of the varistor element 1.

【0031】また、バリスタ素子1の副成分としてB2
3を添加した場合、B23がFe23と反応して、主
にZn−Fe−O系の高抵抗層4aと、この上に、主に
B−Fe−O系の高抵抗層4bとがバリスタ素子1の表
面上に形成される。
Further, B 2 is added as a sub ingredient of the varistor element 1.
When O 3 is added, B 2 O 3 reacts with Fe 2 O 3 to mainly form the Zn—Fe—O based high resistance layer 4a, and on top of this, mainly B—Fe—O based high resistance layer 4a. The resistance layer 4b is formed on the surface of the varistor element 1.

【0032】さらに、バリスタ素子1に、副成分とし
て、Bi23とを添加した場合、Bi 23とB23とが
Fe23と反応して、主にZn−Fe−O系の高抵抗層
4aと、この上に、主にBi−Fe−O系とB−Fe−
O系とからなる高抵抗層4bとがバリスタ素子1の表面
上に形成される。これら反応により生じた物質は、バリ
スタの特性への悪影響は生じず、バリスタとして、極め
て優れた特性を有するものが得られる。
Further, the varistor element 1 has a sub-component
Bi2O3When and are added, Bi 2O3And B2O3And
Fe2O3Zn--Fe--O-based high resistance layer
4a, and on top of this, mainly Bi-Fe-O system and B-Fe-
The high resistance layer 4b made of O-based material is the surface of the varistor element 1.
Formed on. The substances produced by these reactions are
As a varistor, it does not adversely affect the characteristics of the
And excellent characteristics are obtained.

【0033】なお、本実施例においても、Fe23のみ
の場合について示したが、Fe,Sb,Ti,Alの酸
化物のうちの少なくとも一種類以上を、どのような組合
せで用いたとしても同様の効果が得られる。
In the present embodiment, the case of only Fe 2 O 3 was shown, but it is assumed that at least one kind of oxides of Fe, Sb, Ti and Al is used in any combination. Also has the same effect.

【0034】(実施例4)実施例1と同様にして、セラ
ミック素子1を得た後、Feの有機化合物を含む液体
に、セラミック素子1を浸漬させ、その後、空気中ある
いは酸素雰囲気中で、600〜960℃で5分〜10時
間焼成して高抵抗層4a,4bを形成した。このように
バリスタ素子1を上記液体に浸漬することにより、この
液体が、バリスタ素子の表面に入り込み、接触面積が広
くなり、反応性が良くなると共に均一な厚さの膜が得ら
れる。
(Example 4) After obtaining the ceramic element 1 in the same manner as in Example 1, the ceramic element 1 is immersed in a liquid containing an organic compound of Fe, and then, in air or in an oxygen atmosphere. The high resistance layers 4a and 4b were formed by firing at 600 to 960 ° C. for 5 minutes to 10 hours. By immersing the varistor element 1 in the liquid as described above, the liquid enters the surface of the varistor element, the contact area is increased, the reactivity is improved, and a film having a uniform thickness is obtained.

【0035】本実施例においても、実施例1と同様にバ
リスタ素子1の主成分ZnOとFe 23が反応して、主
にZn−Fe−O系の高抵抗層4aが前記バリスタ素子
1表面上に形成される。また、バリスタ素子1に副成分
として、Bi23を添加した場合、Bi23がFe23
と反応して、主にZn−Fe−O系の高抵抗層4aと、
この高抵抗層4aの上に、主にBi−Fe−O系の高抵
抗層4bとがバリスタ素子1の表面上に形成される。
Also in this embodiment, as in the first embodiment,
Main components of Lister element 1 ZnO and Fe 2O3Reacts, Lord
The Zn-Fe-O-based high resistance layer 4a is formed on the varistor element.
1 is formed on the surface. In addition, the varistor element 1 has a sub-component
As Bi2O3When added, Bi2O3Is Fe2O3
To react mainly with the Zn—Fe—O-based high resistance layer 4a,
On this high resistance layer 4a, a Bi--Fe--O-based high resistance layer is mainly formed.
The anti-layer 4b is formed on the surface of the varistor element 1.

【0036】また、バリスタ素子1の副成分としてB2
3を添加した場合、B23がFe23と反応して、主
にZn−Fe−O系の高抵抗層4aと、この上に、主に
B−Fe−O系の高抵抗層4bとがバリスタ素子1の表
面上に形成される。
Further, B 2 is added as a sub ingredient of the varistor element 1.
When O 3 is added, B 2 O 3 reacts with Fe 2 O 3 to mainly form the Zn—Fe—O based high resistance layer 4a, and on top of this, mainly B—Fe—O based high resistance layer 4a. The resistance layer 4b is formed on the surface of the varistor element 1.

【0037】さらに、バリスタ素子1に、副成分とし
て、Bi23とB23とを添加した場合、Bi23とB
23とがFe23と反応して、主にZn−Fe−O系の
高抵抗層4aと、この上に、主にBi−Fe−O系とB
−Fe−O系とからなる高抵抗層4bとがバリスタ素子
1の表面上に形成される。これら反応により生じた物質
は、バリスタの特性への悪影響は生じず、バリスタとし
て、極めて優れた特性を有するものが得られる。
Furthermore, the varistor element 1, as a sub-component, in the case of adding and Bi 2 O 3 and B 2 O 3, Bi 2 O 3 and B
2 O 3 reacts with Fe 2 O 3 to form a Zn-Fe-O-based high resistance layer 4a, and on top of this, a Bi-Fe-O-based high resistance layer 4a.
A high resistance layer 4 b made of —Fe—O system is formed on the surface of the varistor element 1. The substances produced by these reactions do not adversely affect the characteristics of the varistor, and a varistor having extremely excellent characteristics can be obtained.

【0038】また、本実施例においても、Fe23のみ
の場合を示したが、Fe,Sb,Ti,Alの酸化物の
うち少なくとも一種類以上をどのような組合せで用いた
としても、同様の効果を得ることができる。
Also, in the present embodiment, the case of only Fe 2 O 3 is shown, but even if any combination of at least one kind of oxides of Fe, Sb, Ti and Al is used, The same effect can be obtained.

【0039】なお実施例1〜4においてFe,Sb,T
i,Alの酸化物のうち少なくとも一種類を主成分とす
る混合物15にバリスタ素子1を埋没させる場合、図4
のように埋め込むだけでも高抵抗層は形成されるが、反
応性を考えた場合、図3のようにアルミナのるつぼ16
中で反応させ、さらにおもしなどをして、圧力をかけて
Fe,Sb,Ti,Alの酸化物のうち少なくとも一種
類を主成分とする混合物15とバリスタ素子1との密着
性を上げた方がよい。また、ニッケル製あるいは磁器製
等のバリスタ素子1と反応しない材料でできた容器内に
ニッケルあるいはジルコニア等のバリスタ素子1と反応
しない玉石と、バリスタ素子1とFe,Sb,Ti,A
lの酸化物のうち少なくとも一種類を主成分とする混合
物15とを入れ、回転させながら攪拌して反応を行う
と、より均一に反応させることができると思われる。
In Examples 1 to 4, Fe, Sb, T
When the varistor element 1 is immersed in the mixture 15 containing at least one of i and Al oxides as a main component,
Although the high resistance layer is formed only by burying as shown in Fig. 3, considering the reactivity, the alumina crucible 16 as shown in Fig. 3 is formed.
The mixture was reacted in the atmosphere, and then a weight was applied to apply pressure to improve the adhesion between the varistor element 1 and the mixture 15 containing at least one of Fe, Sb, Ti, and Al oxides as a main component. Better. Further, in a container made of a material which does not react with the varistor element 1 such as nickel or porcelain, cobblestone which does not react with the varistor element 1 such as nickel or zirconia, and varistor element 1 and Fe, Sb, Ti, A
It is considered that a more uniform reaction can be achieved by adding the mixture 15 containing at least one of the oxides of 1 as the main component and stirring and rotating the mixture to carry out the reaction.

【0040】また、液体に浸漬したバリスタ素子1を実
施例1〜3と同様に、混合物15に埋没させて、高抵抗
層4a,4bを形成するとさらに均一な厚さを有する緻
密なものが形成できる。
Further, by immersing the varistor element 1 immersed in a liquid in the mixture 15 to form the high resistance layers 4a and 4b as in the first to third embodiments, a dense element having a more uniform thickness is formed. it can.

【0041】さらに、玉石は、バリスタ素子1よりも小
さいものを用いることが好ましい。また混合物15はF
e,Sb,Ti,Alの酸化物のうち少なくとも一種類
を主成分とする粉体であるが、バリスタ素子1との反応
性を良くするために、粒径を2μm以下にすることが望
ましい。そして、混合物15に用いる粉体として、マン
ガン、ジルコニア等の酸化物が望ましい。
Further, it is preferable to use the boulders smaller than the varistor element 1. Also, the mixture 15 is F
Although it is a powder containing at least one of e, Sb, Ti, and Al oxides as a main component, in order to improve the reactivity with the varistor element 1, it is desirable that the particle size be 2 μm or less. As the powder used in the mixture 15, oxides such as manganese and zirconia are desirable.

【0042】本実験は内部電極、外部電極にAgを用い
たため、960℃以下での焼成という制約をうけたが、
Agを用いていなければ600〜1300℃で焼成、高
抵抗層形成を行ってもよい。
In this experiment, since Ag was used for the internal electrode and the external electrode, there was a restriction of firing at 960 ° C. or lower.
If Ag is not used, the high resistance layer may be formed by firing at 600 to 1300 ° C.

【0043】そして昇温を一気に行うことにより、バリ
スタ素子1の成分が蒸発して、ポアになるのを防ぐこと
ができる。これに対して降温は、特に500〜800℃
の間は、50℃/hで降温させることが望ましい。これ
により、バリスタ素子1の内部に酸素が十分に供給さ
れ、低電流領域でのバリスタ特性が向上する。
By raising the temperature all at once, it is possible to prevent the components of the varistor element 1 from evaporating and becoming pores. On the other hand, the temperature decrease is especially 500 to 800 ° C.
During this period, it is desirable to lower the temperature at 50 ° C./h. As a result, oxygen is sufficiently supplied to the inside of the varistor element 1, and the varistor characteristics in the low current region are improved.

【0044】また、本発明のバリスタと従来のバリスタ
の湿中負荷試験を行い、その結果を図5に示した。
Further, the varistor of the present invention and the conventional varistor were subjected to a wet and medium load test, and the results are shown in FIG.

【0045】図5を見るとわかるように、従来のバリス
タは100時間を過ぎると
As can be seen from FIG. 5, the conventional varistor has a time of 100 hours.

【0046】[0046]

【外1】 [Outside 1]

【0047】が大きく変化するが、本発明のバリスタ
は、ほとんど変化していない。このように、本発明のバ
リスタは従来のものと比較すると非常に耐湿性に優れて
いることがわかる。
Is greatly changed, but the varistor of the present invention is hardly changed. Thus, it can be seen that the varistor of the present invention is extremely excellent in moisture resistance as compared with the conventional one.

【0048】また、(表2)に、サージ耐量に対する必
要な無効層厚みを示している。
Further, (Table 2) shows the necessary ineffective layer thickness with respect to the surge resistance.

【0049】[0049]

【表2】 [Table 2]

【0050】(表2)によると、従来のバリスタは、も
れ電流を防ぐため、サージ耐量が500Aのバリスタで
は、無効層の厚みを有効層一層の厚みの2倍に、また2
00Aのバリスタでは、無効層の厚みを有効層一層の厚
みと同じに最低限しなければならなかった。しかし、本
発明のバリスタは、サージ耐量が1000Aのバリスタ
でも、無効層の厚みを有効層一層の厚みの0.2倍にし
ても、外部電極3とバリスタ素子1の間に高抵抗層4
a,4bが介在しているので、もれ電流を防ぐことがで
きる。
According to (Table 2), in the conventional varistor, in order to prevent leakage current, in the varistor having a surge withstand capacity of 500 A, the thickness of the ineffective layer is set to twice the thickness of the effective layer,
In the 00A varistor, the thickness of the ineffective layer had to be the same as the thickness of the effective layer. However, the varistor of the present invention has a high resistance layer 4 between the external electrode 3 and the varistor element 1 even if the varistor having a surge resistance of 1000 A is used, even if the thickness of the ineffective layer is 0.2 times the thickness of the effective layer.
Since a and 4b are interposed, the leakage current can be prevented.

【0051】さらに、図1に示した積層型のバリスタの
場合、外部電極3とバリスタ素子1の間にも、高抵抗層
3aが形成されるので、内部電極2の遊端2aと、対向
する外部電極3の距離を短くすることができる。すなわ
ち、内部電極2の面積を大きくすることができるので、
サージ耐量の大きなバリスタを得ることができる。
Further, in the case of the laminated type varistor shown in FIG. 1, since the high resistance layer 3a is formed between the external electrode 3 and the varistor element 1, it faces the free end 2a of the internal electrode 2. The distance between the external electrodes 3 can be shortened. That is, since the area of the internal electrode 2 can be increased,
A varistor with a large surge resistance can be obtained.

【0052】なお外部電極3の内面側にも高抵抗層3a
が形成される理由は現時点で十分判明していないが、バ
リスタ素子の成分とFe,Sb,Ti,Alの酸化物の
うち少なくとも一種類とが、反応して液相化し、界面か
ら液相化した高抵抗成分が素子内に浸入するためである
と思われる。
The high resistance layer 3a is formed on the inner surface of the external electrode 3 as well.
Although the reason for the formation of Al is not clear at this point, the components of the varistor element and at least one of the oxides of Fe, Sb, Ti, and Al react to form a liquid phase, and form a liquid phase from the interface. It is considered that this is because the high resistance component that has penetrated into the device penetrates.

【0053】[0053]

【発明の効果】以上のように、本発明はバリスタ素子表
面の電極に覆われていない部分に、主成分がZn−X−
O系(X=Fe,Sb,Ti,Alのうち少なくとも一
種類以上)である高抵抗層を形成するものである。
As described above, according to the present invention, the main component is Zn--X-- in the portion of the surface of the varistor element which is not covered with the electrodes.
A high resistance layer of O type (at least one of X = Fe, Sb, Ti, and Al) is formed.

【0054】この高抵抗層は、緻密で均一な厚さを有す
るので不要な水分などがバリスタ素子内に浸入して、バ
リスタ特性を劣化させることがない。また、メッキ時
も、メッキ流れを起こしショート不良が発生するのを防
ぐことができる。さらに、無効層の厚みを従来よりも薄
くすることができるので、小型化を図ることができる。
このように、本発明の高抵抗層は耐薬品性、耐湿性に優
れているので、優れた特性を有するバリスタを得ること
ができる。
Since this high resistance layer is dense and has a uniform thickness, unnecessary moisture or the like does not enter the varistor element and does not deteriorate the varistor characteristics. Also, during plating, it is possible to prevent a flow of plating and a short circuit from occurring. Furthermore, since the thickness of the ineffective layer can be made thinner than before, the size can be reduced.
As described above, since the high resistance layer of the present invention has excellent chemical resistance and moisture resistance, it is possible to obtain a varistor having excellent characteristics.

【0055】さらに、積層型のバリスタの場合、外部電
極とバリスタ素子の間にも、高抵抗層が形成されるの
で、内部電極の遊端と、対向する外部電極の距離を短く
することができる。すなわち、内部電極の面積を大きく
することができるので、サージ耐量の大きなバリスタを
得ることができる。
Further, in the case of the laminated varistor, since the high resistance layer is formed between the external electrode and the varistor element, the distance between the free end of the internal electrode and the opposing external electrode can be shortened. . That is, since the area of the internal electrodes can be increased, it is possible to obtain a varistor having a large surge resistance.

【図面の簡単な説明】[Brief description of drawings]

【図1】本発明の一実施例におけるバリスタの断面図FIG. 1 is a sectional view of a varistor according to an embodiment of the present invention.

【図2】本発明の一実施例におけるバリスタの製造工程
FIG. 2 is a manufacturing process diagram of a varistor according to an embodiment of the present invention.

【図3】本発明の一実施例における焼成工程の説明図FIG. 3 is an explanatory diagram of a firing process in an example of the present invention.

【図4】本発明の一実施例における焼成工程の説明図FIG. 4 is an explanatory diagram of a firing process in an example of the present invention.

【図5】本発明の一実施例におけるバリスタの耐湿性を
示す特性曲線図
FIG. 5 is a characteristic curve diagram showing the humidity resistance of the varistor in one embodiment of the present invention.

【符号の説明】[Explanation of symbols]

1 バリスタ素子 2 内部電極 2a 遊端 3 外部電極 3a 高抵抗層 4a 高抵抗層 4b 高抵抗層 1 Varistor Element 2 Internal Electrode 2a Free End 3 External Electrode 3a High Resistance Layer 4a High Resistance Layer 4b High Resistance Layer

Claims (9)

【特許請求の範囲】[Claims] 【請求項1】 ZnOを主成分とするバリスタ素子と、
前記バリスタ素子の表面に設けた電極と、前記バリスタ
素子表面の少なくとも前記電極に覆われていない部分に
設けた高抵抗層とを備え、前記高抵抗層はZn−X−O
系(X=Fe,Sb,Ti,Alのうち少なくとも一種
類)の物質を主成分とするバリスタ。
1. A varistor element containing ZnO as a main component,
An electrode provided on the surface of the varistor element and a high resistance layer provided on at least a portion of the varistor element surface not covered by the electrode, the high resistance layer being Zn—X—O.
A varistor whose main component is a material of the system (X = Fe, Sb, Ti, or at least one of Al).
【請求項2】 バリスタ素子と、前記バリスタ素子の表
面に設けた電極と、前記バリスタ素子表面の少なくとも
前記電極に覆われていない部分に設けた第1の高抵抗層
と、前記第1の高抵抗層の上に設けた第2の高抵抗層と
を備え、前記バリスタ素子はZnOを主成分とし、副成
分として少なくともBiを含有し、前記第1の高抵抗層
はZn−X−O系(X=Fe,Sb,Ti,Alのうち
少なくとも一種類)の物質を主成分とし、前記第2の高
抵抗層はBi−X−O系の物質を主成分とするバリス
タ。
2. A varistor element, an electrode provided on the surface of the varistor element, a first high resistance layer provided on at least a portion of the varistor element surface not covered with the electrode, and the first high resistance layer. A second high resistance layer provided on the resistance layer, wherein the varistor element contains ZnO as a main component and at least Bi as a sub-component, and the first high resistance layer is a Zn—X—O system. A varistor containing a substance of (at least one of X = Fe, Sb, Ti, and Al) as a main component, and the second high resistance layer having a Bi—X—O-based substance as a main component.
【請求項3】 バリスタ素子と、前記バリスタ素子の表
面に設けた電極と、前記バリスタ素子表面の少なくとも
前記電極に覆われていない部分に設けた第1の高抵抗層
と、前記第1の高抵抗層の上に設けた第2の高抵抗層と
を備え、前記バリスタ素子はZnOを主成分とし、副成
分として少なくともBを含有し、前記第1の高抵抗層は
Zn−X−O系(X=Fe,Sb,Ti,Alのうち少
なくとも一種類)の物質を主成分とし、前記第2の高抵
抗層はB−X−O系の物質を主成分とするバリスタ。
3. A varistor element, an electrode provided on the surface of the varistor element, a first high resistance layer provided on at least a portion of the surface of the varistor element that is not covered by the electrode, and the first high resistance layer. A second high resistance layer provided on the resistance layer, wherein the varistor element contains ZnO as a main component and at least B as a sub-component, and the first high resistance layer is a Zn—X—O system. A varistor whose main component is a substance (at least one of X = Fe, Sb, Ti, and Al), and the second high resistance layer is a main component of a B—X—O type substance.
【請求項4】 バリスタ素子と、前記バリスタ素子の表
面に設けた電極と、前記バリスタ素子表面の少なくとも
前記電極に覆われていない部分に設けた第1の高抵抗層
と、前記第1の高抵抗層の上に設けた第2の高抵抗層と
を備え、前記バリスタ素子はZnOを主成分とし、副成
分として少なくともBi,Bを含有し、前記第1の高抵
抗層はZn−X−O系(X=Fe,Sb,Ti,Alの
うち少なくとも一種類)の物質を主成分とし、前記第2
の高抵抗層はBi−X−O系の物質と、B−X−O系の
物質とを主成分とするバリスタ。
4. A varistor element, an electrode provided on the surface of the varistor element, a first high resistance layer provided on at least a portion of the surface of the varistor element not covered by the electrode, and the first high resistance layer. A second high resistance layer provided on the resistance layer, wherein the varistor element contains ZnO as a main component and at least Bi and B as sub-components, and the first high resistance layer is Zn-X-. The O-based (X = at least one of Fe, Sb, Ti, and Al) substance as a main component, and the second
The high resistance layer is a varistor whose main component is a Bi-X-O type substance and a B-X-O type substance.
【請求項5】 バリスタ素子と、前記バリスタ素子の内
部に設けた内部電極と、前記バリスタ素子の両端面に、
前記内部電極と電気的に接続するように設けた外部電極
と、前記バリスタ素子表面の少なくとも前記電極で覆わ
れていない部分に設けたZn−X−O系(X=Fe,S
b,Ti,Alのうち少なくとも一種類)の高抵抗層と
を備え、前記内部電極の遊端に対向する前記外部電極の
前記バリスタ素子側面に高抵抗層を設けたバリスタ。
5. A varistor element, an internal electrode provided inside the varistor element, and both end faces of the varistor element,
An external electrode provided so as to be electrically connected to the internal electrode, and a Zn—X—O system (X = Fe, S provided on at least a portion of the surface of the varistor element which is not covered with the electrode.
a high resistance layer of at least one of b, Ti, and Al), and a high resistance layer is provided on the side surface of the varistor element of the external electrode facing the free end of the internal electrode.
【請求項6】 ZnOを主成分とする原材料を成形して
バリスタ素子を得、次に前記バリスタ素子表面に電極を
形成し、次に前記バリスタ素子の表面にXの酸化物(X
=Fe,Sb,Ti,Alのうち少なくとも一種類)を
主成分とする混合物を配して焼成し、前記バリスタ素子
の表面に高抵抗層を形成するバリスタの製造方法。
6. A raw material containing ZnO as a main component is molded to obtain a varistor element, an electrode is formed on the surface of the varistor element, and then an oxide of X (X) is formed on the surface of the varistor element.
= At least one of Fe, Sb, Ti, and Al) is disposed and fired to form a high resistance layer on the surface of the varistor element.
【請求項7】 ZnOを主成分とする原材料を成形して
バリスタ素子を得、次に前記バリスタ素子の表面に第1
の電極を形成し、次に前記バリスタ素子の表面にXの酸
化物(X=Fe,Sb,Ti,Alのうち少なくとも一
種類)を主成分とする混合物を配して焼成し、前記バリ
スタ素子表面に高抵抗層を形成後、前記第1の電極上に
第2の電極を形成するバリスタの製造方法。
7. A varistor element is obtained by molding a raw material containing ZnO as a main component, and then a first varistor element is formed on the surface of the varistor element.
Electrode is formed, and then a mixture containing an oxide of X (at least one of X = Fe, Sb, Ti, and Al) as a main component is arranged on the surface of the varistor element, and the mixture is fired. A method of manufacturing a varistor, comprising forming a second electrode on the first electrode after forming a high resistance layer on the surface.
【請求項8】 ZnOを主成分とする原材料を成形して
バリスタ素子を得、次に前記バリスタ素子の表面にXの
酸化物(X=Fe,Sb,Ti,Alのうち一種類)を
主成分とする混合物を配して焼成して前記素子表面に高
抵抗層を形成し、次に前記バリスタ素子の表面に電極を
形成するバリスタの製造方法。
8. A varistor element is obtained by molding a raw material containing ZnO as a main component, and an oxide of X (X = Fe, Sb, Ti, or Al) is mainly formed on the surface of the varistor element. A method of manufacturing a varistor, which comprises arranging and firing a mixture of components to form a high resistance layer on the surface of the element, and then forming an electrode on the surface of the varistor element.
【請求項9】 ZnOを主成分とする原材料を成形して
バリスタ素子を得、次に前記バリスタ素子を、X(X=
Fe,Sb,Ti,Alの有機金属化合物のうち少なく
とも一種類)を含む液体に浸漬し、その後、前記バリス
タ素子を焼成して、前記バリスタ素子の表面に高抵抗層
を形成するバリスタの製造方法。
9. A varistor element is obtained by molding a raw material containing ZnO as a main component.
A method of manufacturing a varistor in which a high resistance layer is formed on the surface of the varistor element by immersing the varistor element in a liquid containing at least one of organometallic compounds of Fe, Sb, Ti, and Al, and then firing the varistor element. .
JP26523794A 1994-10-28 1994-10-28 Manufacturing method of multilayer varistor Expired - Fee Related JP3396973B2 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP26523794A JP3396973B2 (en) 1994-10-28 1994-10-28 Manufacturing method of multilayer varistor

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP26523794A JP3396973B2 (en) 1994-10-28 1994-10-28 Manufacturing method of multilayer varistor

Publications (2)

Publication Number Publication Date
JPH08124720A true JPH08124720A (en) 1996-05-17
JP3396973B2 JP3396973B2 (en) 2003-04-14

Family

ID=17414433

Family Applications (1)

Application Number Title Priority Date Filing Date
JP26523794A Expired - Fee Related JP3396973B2 (en) 1994-10-28 1994-10-28 Manufacturing method of multilayer varistor

Country Status (1)

Country Link
JP (1) JP3396973B2 (en)

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP1288971A1 (en) * 2001-08-29 2003-03-05 Matsushita Electric Industrial Co., Ltd. Zinc oxide varistor and method of manufacturing same
US6749891B2 (en) 2001-08-30 2004-06-15 Matsushita Electric Industrial Co., Ltd. Zinc oxide varistor and method of manufacturing same
JP2005294670A (en) * 2004-04-02 2005-10-20 Murata Mfg Co Ltd Laminated positive characteristic thermistor

Cited By (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP1288971A1 (en) * 2001-08-29 2003-03-05 Matsushita Electric Industrial Co., Ltd. Zinc oxide varistor and method of manufacturing same
US6749891B2 (en) 2001-08-30 2004-06-15 Matsushita Electric Industrial Co., Ltd. Zinc oxide varistor and method of manufacturing same
JP2005294670A (en) * 2004-04-02 2005-10-20 Murata Mfg Co Ltd Laminated positive characteristic thermistor
JP4492187B2 (en) * 2004-04-02 2010-06-30 株式会社村田製作所 Multilayer positive temperature coefficient thermistor

Also Published As

Publication number Publication date
JP3396973B2 (en) 2003-04-14

Similar Documents

Publication Publication Date Title
US5866196A (en) Electronic component and method for fabricating the same
US10074466B2 (en) NTC component and method for the production thereof
JP3453857B2 (en) Manufacturing method of multilayer varistor
JP7515117B2 (en) Energy Storage Devices
US6260258B1 (en) Method for manufacturing varistor
JP3396973B2 (en) Manufacturing method of multilayer varistor
JP3783245B2 (en) Method for producing oriented ZnO-based piezoelectric material
JPH08122297A (en) Oxygen concentration detector
JP2531019B2 (en) Semiconductor porcelain with positive resistance temperature characteristic
JP4907138B2 (en) Chip type NTC element
JP2004128221A (en) Method of manufacturing chip ceramic electronic component
JP2000100606A (en) Thermistor
JP2795916B2 (en) Manufacturing method of electrochemical device
JPH08153607A (en) Varistor
JPH09162452A (en) Ceramic device and its production
JP3036443B2 (en) Manufacturing method of hydrocarbon detection sensor
JPH08236306A (en) Chip type thermistor and manufacture thereof
JPH07183155A (en) Laminated ceramic electronic component and its manufacture
JP3419285B2 (en) Manufacturing method of ceramic electronic components
JP3414123B2 (en) Method for manufacturing grain boundary insulating multilayer ceramic element
JPH04317302A (en) Positive temperature coefficient thermistor and manufacturing method thereof
JP3470285B2 (en) Manufacturing method of multilayer ceramic capacitor
JP2000226257A (en) Production of grain boundary insulation-type laminated semiconductor capacitor
JP2024030943A (en) Thermistor element and method for producing the same
JP2872454B2 (en) Manufacturing method of grain boundary insulated semiconductor laminated ceramic capacitor

Legal Events

Date Code Title Description
FPAY Renewal fee payment (prs date is renewal date of database)

Free format text: PAYMENT UNTIL: 20080214

Year of fee payment: 5

FPAY Renewal fee payment (prs date is renewal date of database)

Free format text: PAYMENT UNTIL: 20090214

Year of fee payment: 6

FPAY Renewal fee payment (prs date is renewal date of database)

Free format text: PAYMENT UNTIL: 20100214

Year of fee payment: 7

FPAY Renewal fee payment (prs date is renewal date of database)

Free format text: PAYMENT UNTIL: 20100214

Year of fee payment: 7

FPAY Renewal fee payment (prs date is renewal date of database)

Free format text: PAYMENT UNTIL: 20110214

Year of fee payment: 8

FPAY Renewal fee payment (prs date is renewal date of database)

Free format text: PAYMENT UNTIL: 20120214

Year of fee payment: 9

FPAY Renewal fee payment (prs date is renewal date of database)

Free format text: PAYMENT UNTIL: 20130214

Year of fee payment: 10

LAPS Cancellation because of no payment of annual fees