JPH0741167Y2 - 絶縁物封止型回路装置 - Google Patents
絶縁物封止型回路装置Info
- Publication number
- JPH0741167Y2 JPH0741167Y2 JP3864687U JP3864687U JPH0741167Y2 JP H0741167 Y2 JPH0741167 Y2 JP H0741167Y2 JP 3864687 U JP3864687 U JP 3864687U JP 3864687 U JP3864687 U JP 3864687U JP H0741167 Y2 JPH0741167 Y2 JP H0741167Y2
- Authority
- JP
- Japan
- Prior art keywords
- support plate
- circuit board
- conductor layer
- external lead
- main surface
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
Landscapes
- Lead Frames For Integrated Circuits (AREA)
- Structures For Mounting Electric Components On Printed Circuit Boards (AREA)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP3864687U JPH0741167Y2 (ja) | 1987-03-16 | 1987-03-16 | 絶縁物封止型回路装置 |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP3864687U JPH0741167Y2 (ja) | 1987-03-16 | 1987-03-16 | 絶縁物封止型回路装置 |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS63145343U JPS63145343U (US06521211-20030218-C00004.png) | 1988-09-26 |
JPH0741167Y2 true JPH0741167Y2 (ja) | 1995-09-20 |
Family
ID=30851082
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP3864687U Expired - Lifetime JPH0741167Y2 (ja) | 1987-03-16 | 1987-03-16 | 絶縁物封止型回路装置 |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPH0741167Y2 (US06521211-20030218-C00004.png) |
-
1987
- 1987-03-16 JP JP3864687U patent/JPH0741167Y2/ja not_active Expired - Lifetime
Also Published As
Publication number | Publication date |
---|---|
JPS63145343U (US06521211-20030218-C00004.png) | 1988-09-26 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
KR100294719B1 (ko) | 수지밀봉형 반도체장치 및 그 제조방법, 리드프레임 | |
JP2819285B2 (ja) | 積層型ボトムリード半導体パッケージ | |
KR101505551B1 (ko) | 온도 감지소자가 장착된 반도체 파워 모듈 패키지 및 그제조방법 | |
US6028358A (en) | Package for a semiconductor device and a semiconductor device | |
US6468834B1 (en) | Method of fabricating a BGA package using PCB and tape in a die-up configuration | |
US5615089A (en) | BGA semiconductor device including a plurality of semiconductor chips located on upper and lower surfaces of a first substrate | |
JP3176307B2 (ja) | 集積回路装置の実装構造およびその製造方法 | |
JPH06302653A (ja) | 半導体装置 | |
US6890796B1 (en) | Method of manufacturing a semiconductor package having semiconductor decice mounted thereon and elongate opening through which electodes and patterns are connected | |
JPH06283639A (ja) | 混成集積回路 | |
JPH0864635A (ja) | 半導体装置 | |
JPH09326450A (ja) | 半導体装置およびその製造方法 | |
JPH0741167Y2 (ja) | 絶縁物封止型回路装置 | |
JPS6220707B2 (US06521211-20030218-C00004.png) | ||
JPH07176664A (ja) | 半導体装置およびその製造方法 | |
JPH08148647A (ja) | 半導体装置 | |
JP3297959B2 (ja) | 半導体装置 | |
JP3234614B2 (ja) | 半導体装置及びその製造方法 | |
JP2982182B2 (ja) | 樹脂封止型半導体装置 | |
JPH0442942Y2 (US06521211-20030218-C00004.png) | ||
JPH0622997Y2 (ja) | 絶縁物封止型半導体装置 | |
JPS63284831A (ja) | 混成集積回路の製造方法 | |
JP3172393B2 (ja) | 混成集積回路装置 | |
JPH0451488Y2 (US06521211-20030218-C00004.png) | ||
JPH10150065A (ja) | チップサイズパッケージ |