JPH07307274A - Production device for semiconductor device - Google Patents

Production device for semiconductor device

Info

Publication number
JPH07307274A
JPH07307274A JP6101114A JP10111494A JPH07307274A JP H07307274 A JPH07307274 A JP H07307274A JP 6101114 A JP6101114 A JP 6101114A JP 10111494 A JP10111494 A JP 10111494A JP H07307274 A JPH07307274 A JP H07307274A
Authority
JP
Japan
Prior art keywords
substrate
ultraviolet light
airtight chamber
hot plate
vacuum
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP6101114A
Other languages
Japanese (ja)
Inventor
Kenji Yonetani
謙治 米谷
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Panasonic Holdings Corp
Original Assignee
Matsushita Electronics Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Matsushita Electronics Corp filed Critical Matsushita Electronics Corp
Priority to JP6101114A priority Critical patent/JPH07307274A/en
Publication of JPH07307274A publication Critical patent/JPH07307274A/en
Pending legal-status Critical Current

Links

Abstract

PURPOSE:To improve the control of size in forming a resist pattern. CONSTITUTION:An ultraviolet light irradiator 15 having a hot plate 12 stored in an airtight chamber 1 and exposing a substrate 4 on the hot plate 12 is provided, and a vacuum pump 3 exhausting internal air from an exhaust port 17 for keeping the inside of an airtight chamber vacuum is provided. Accordingly, when a specified circuit pattern is transferred and exposed onto a photoresist and the whole surface of the main surface of the photoresist is irradiated with ultraviolet light before development, temperature uniformity on a substrate surface is improved, and size control in forming a resist pattern is enhanced.

Description

【発明の詳細な説明】Detailed Description of the Invention

【0001】[0001]

【産業上の利用分野】本発明は、半導体装置製造工程の
レジストパターン形成工程で使用される半導体装置の製
造装置に関するものである。
BACKGROUND OF THE INVENTION 1. Field of the Invention The present invention relates to a semiconductor device manufacturing apparatus used in a resist pattern forming step of a semiconductor device manufacturing step.

【0002】[0002]

【従来の技術】半導体装置製造工程のレジストパターン
形成工程では、安定な寸法制御性が求められている。近
年、レジストパターンの微細化とともに、定在波効果に
よる寸法変動が問題となっている。これは、パターンの
転写露光工程でパターン転写光の進行波と基板からの反
射波が干渉して、レジスト膜内で定在波が発生するため
に生じる。これにより、基板の反射率とレジスト膜厚の
微妙な変動が、レジストの寸法に影響することは広く知
られている。レジスト材料のパターン露光波長に対する
光透過率を下げることによって、定在波効果を低減でき
るが、解像度やパターン側壁の垂直性に悪影響を与える
ため、総合的な性能を考慮すると光透過率は大幅に下げ
られないのが現状である。レジスト材料の光透過率を下
げることによる弊害を軽減する手法として、パターン転
写露光後のレジスト膜の付いた基板を加熱しながら、そ
の主表面に紫外光を照射した後、現像処理を施すという
方法がある。この方法は、パターンが転写露光された
後、露光領域と未露光領域の現像溶解比を拡大して、限
界解像度やレジストパターンの形状を改善する。この方
法では、一般的なノボラック系ポジ型レジストが使用で
きるため、半導体装置の量産工程に適した手段である。
また、紫外光の照射時には、気密チャンバー内の酸素を
排除する必要があり、高純度窒素ガスで置換する。形成
されたレジストパターン寸法は、実用的な条件付近に於
て、紫外光の照射エネルギー量と基板上のレジスト膜温
度に比例する。この方法を実施するための装置は、気密
チャンバーに納められたホットプレートを持ち、気密チ
ャンバーは、常温の高純度窒素ガスの供給と排気ができ
る機構を備え、ホットプレート表面に固定された基板を
露光する紫外光照射装置を備えている。
2. Description of the Related Art Stable dimensional controllability is required in a resist pattern forming process in a semiconductor device manufacturing process. In recent years, with the miniaturization of resist patterns, dimensional fluctuation due to the standing wave effect has become a problem. This occurs because the traveling wave of the pattern transfer light and the reflected wave from the substrate interfere with each other in the pattern transfer exposure process to generate a standing wave in the resist film. As a result, it is widely known that subtle variations in the reflectance of the substrate and the resist film thickness affect the dimensions of the resist. The standing wave effect can be reduced by lowering the light transmittance of the resist material with respect to the pattern exposure wavelength, but it adversely affects the resolution and the verticality of the pattern side walls, and therefore the light transmittance is significantly increased in consideration of overall performance. The current situation is that it cannot be lowered. As a method of reducing the adverse effect of reducing the light transmittance of the resist material, a method of irradiating the main surface of the substrate with ultraviolet light and then developing it while heating the substrate with the resist film after pattern transfer exposure There is. According to this method, after the pattern is transferred and exposed, the development dissolution ratio of the exposed region and the unexposed region is expanded to improve the limiting resolution and the shape of the resist pattern. In this method, since a general novolac-based positive resist can be used, it is a means suitable for a mass production process of semiconductor devices.
Further, at the time of irradiation with ultraviolet light, it is necessary to eliminate oxygen in the airtight chamber, and it is replaced with high-purity nitrogen gas. The size of the formed resist pattern is proportional to the amount of irradiation energy of ultraviolet light and the temperature of the resist film on the substrate near practical conditions. The apparatus for carrying out this method has a hot plate housed in an airtight chamber, and the airtight chamber is equipped with a mechanism capable of supplying and exhausting high-purity nitrogen gas at room temperature, and a substrate fixed on the surface of the hot plate. It is equipped with an ultraviolet light irradiation device for exposing.

【0003】[0003]

【発明が解決しようとする課題】近年、半導体装置が微
細化するとともに、製造工程における寸法のばらつき
が、製造歩留りを下げる要因になっている。上記従来の
装置では、気密チャンバー内に供給する不活性ガスの温
度をホットプレート表面と同じにすることで、ホットプ
レートで加熱される基板と周囲の雰囲気との間で熱量の
移動を少なくするなど、基板上のレジスト膜温度を均一
に保つ工夫が施されている。よって、この装置を用いた
場合、一般的な現像処理のみを行なった場合と比較して
寸法ばらつきは抑えられている。しかし、実際には基板
上のレジスト膜は、高純度窒素ガス供給の際に雰囲気中
にさらされているため、高純度窒素ガスの気流の影響に
より、レジスト膜表面温度の均一性が確保できていない
と言う欠点があった。この影響は、現像処理後に基板面
内に形成されたレジストパターンの寸法均一性の悪化と
なって現われる。上記問題点に鑑み、本発明は、レジス
ト膜表面温度の均一性向上を目的とする。
In recent years, as semiconductor devices have become finer and finer, dimensional variations in the manufacturing process have become a factor of lowering the manufacturing yield. In the above conventional apparatus, the temperature of the inert gas supplied into the airtight chamber is set to be the same as that of the hot plate surface, thereby reducing the transfer of heat between the substrate heated by the hot plate and the surrounding atmosphere. The device is designed to keep the temperature of the resist film on the substrate uniform. Therefore, when this apparatus is used, dimensional variation is suppressed as compared with the case where only a general developing process is performed. However, in reality, the resist film on the substrate is exposed to the atmosphere when the high-purity nitrogen gas is supplied, so that the uniformity of the resist film surface temperature can be ensured due to the influence of the high-purity nitrogen gas flow. There was a drawback to say no. This effect appears as deterioration of the dimensional uniformity of the resist pattern formed on the surface of the substrate after the development processing. In view of the above problems, the present invention aims to improve the uniformity of the resist film surface temperature.

【0004】[0004]

【課題を解決するための手段】上記目的を達成するため
に、本発明の半導体装置の製造装置は、所定の回路パタ
ーンをフォトレジスト膜上に転写露光した後、現像前
に、フォトレジスト膜の主表面に紫外光を全面照射する
装置に、気密チャンバー内を真空にする真空ポンプを備
えている。また、前記気密チャンバー内をつねに一定の
真空度に保つために、予備チャンバーを備えている。
In order to achieve the above object, a semiconductor device manufacturing apparatus according to the present invention comprises a method for forming a photoresist film after transfer exposure of a predetermined circuit pattern onto the photoresist film and before development. An apparatus that irradiates the main surface with ultraviolet light over the entire surface is equipped with a vacuum pump that evacuates the airtight chamber. Further, a preliminary chamber is provided in order to always maintain a constant degree of vacuum in the airtight chamber.

【0005】[0005]

【作用】このような構成によれば、紫外光照射前にチャ
ンバー内の気流の影響によるレジスト膜表面温度の均一
性が悪化するのを防止することが可能である。
With this structure, it is possible to prevent the uniformity of the resist film surface temperature from being deteriorated due to the influence of the air flow in the chamber before the irradiation of ultraviolet light.

【0006】[0006]

【実施例】本発明の半導体装置の製造装置における一実
施例について、図1を参照しながら説明する。
DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS An embodiment of a semiconductor device manufacturing apparatus of the present invention will be described with reference to FIG.

【0007】まず、気密チャンバー1内は真空ポンプ3
によって、つねに一定レベルの真空度が保たれている。
パターンの転写露光が終了した基板4は、基板搬送口5
を通って予備チャンバー2内の真空チャック6の上に搬
送される。シャッター7が閉じると、真空ポンプ8が作
動し、内部の空気は、予備チャンバー2が気密チャンバ
ー1内と同レベルの真空度に達するまで排気口9より排
出される。予備チャンバー2内の真空度が気密チャンバ
ー1内のそれに達すると、シャッター10が開かれ、基
板4は基板搬出口11を通ってホットプレート12の支
柱13の上に搬出され、シャッター10は閉じられる。
ホットプレート12の表面温度は、(100±1)℃に
管理され、基板4とホットプレート12との隙間は、約
100μmに保たれている。基板4が所定の温度に到達
すると石英板14を通して紫外光照射装置15から基板
4の主表面に所定エネルギー量の紫外光が照射される。
紫外光照射が終了すると、シャッター10が開き、基板
搬出口11を通って予備チャンバー2内の真空チャック
6の上に搬送される。シャッター10は再び閉じられ、
予備チャンバー2内には、吸気口16を通して空気が流
入される。空気による置換が完了するとシャッター7を
開き、基板搬出口5より、基板4を取り出して現像処理
を施す。
First, a vacuum pump 3 is provided in the airtight chamber 1.
Keeps a certain level of vacuum.
The substrate 4 for which the pattern transfer exposure has been completed is the substrate transfer port 5
And is conveyed to above the vacuum chuck 6 in the preliminary chamber 2. When the shutter 7 is closed, the vacuum pump 8 is operated, and the air inside is exhausted from the exhaust port 9 until the preliminary chamber 2 reaches the same degree of vacuum as the inside of the airtight chamber 1. When the degree of vacuum in the preliminary chamber 2 reaches that in the airtight chamber 1, the shutter 10 is opened, the substrate 4 is carried out through the substrate carry-out port 11 onto the column 13 of the hot plate 12, and the shutter 10 is closed. .
The surface temperature of the hot plate 12 is controlled to (100 ± 1) ° C., and the gap between the substrate 4 and the hot plate 12 is maintained at about 100 μm. When the substrate 4 reaches a predetermined temperature, the ultraviolet light irradiation device 15 irradiates the main surface of the substrate 4 with ultraviolet light of a predetermined energy amount through the quartz plate 14.
When the irradiation of ultraviolet light is completed, the shutter 10 is opened, and the substrate 10 is conveyed through the substrate outlet 11 onto the vacuum chuck 6 in the preliminary chamber 2. The shutter 10 is closed again,
Air is introduced into the auxiliary chamber 2 through the intake port 16. When the replacement with air is completed, the shutter 7 is opened, the substrate 4 is taken out from the substrate carry-out port 5, and the developing process is performed.

【0008】本発明の半導体装置の製造装置で重要な点
は、従来の装置では、紫外光照射時に気密チャンバー内
の酸素を、高純度窒素ガスに置換していたのに対して、
本発明では、真空ポンプ3を用いて、気密チャンバー1
内を一定レベルの真空にしたことである。これにより、
従来の装置で高密度窒素ガス流入時の気流の影響による
基板面内の温度分布の悪化が解決されることは言うまで
もない。
An important point in the semiconductor device manufacturing apparatus of the present invention is that, in the conventional apparatus, oxygen in the hermetic chamber was replaced with high-purity nitrogen gas at the time of irradiation with ultraviolet light.
In the present invention, the vacuum pump 3 is used to make the airtight chamber 1
That is to make the inside a vacuum of a certain level. This allows
It goes without saying that the deterioration of the temperature distribution in the substrate surface due to the influence of the air flow when the high-density nitrogen gas flows is solved by the conventional device.

【0009】[0009]

【発明の効果】本発明は、真空ポンプを用いて、気密チ
ャンバー内を真空にすることにより、気流の影響等によ
り、紫外光照射時の基板面内の温度分布の悪化を防止
し、レジストパターン形成工程において、優れた寸法制
御を実現できるものである。
Industrial Applicability The present invention prevents the temperature distribution on the substrate surface from deteriorating due to the influence of the air flow when the inside of the airtight chamber is evacuated by using a vacuum pump to prevent the temperature distribution from deteriorating. In the forming process, excellent dimensional control can be realized.

【図面の簡単な説明】[Brief description of drawings]

【図1】本発明の一実施例である半導体装置の製造装置
の断面図
FIG. 1 is a sectional view of a semiconductor device manufacturing apparatus according to an embodiment of the present invention.

【符号の説明】 1 気密チャンバー 2 予備チャンバー 3 真空ポンプ 4 基板 5 基板搬出口 6 真空チャック 7 シャッター 8 真空ポンプ 9 排気口 10 シャッター 11 基板搬出口 12 ホットプレート 13 支柱 14 石英板 15 紫外光照射装置 16 吸気口 17 排気口 18 排気管[Explanation of Codes] 1 Airtight chamber 2 Preliminary chamber 3 Vacuum pump 4 Substrate 5 Substrate carry-out port 6 Vacuum chuck 7 Shutter 8 Vacuum pump 9 Exhaust port 10 Shutter 11 Substrate carry-out port 12 Hot plate 13 Strut 14 Quartz plate 15 Ultraviolet light irradiation device 16 Intake port 17 Exhaust port 18 Exhaust pipe

───────────────────────────────────────────────────── フロントページの続き (51)Int.Cl.6 識別記号 庁内整理番号 FI 技術表示箇所 G03F 7/38 512 ─────────────────────────────────────────────────── ─── Continuation of the front page (51) Int.Cl. 6 Identification code Internal reference number FI technical display location G03F 7/38 512

Claims (2)

【特許請求の範囲】[Claims] 【請求項1】 所定の回路パターンをフォトレジスト膜
上に転写露光した後、現像前に、前記フォトレジスト膜
の主表面に紫外光を全面照射する装置に、気密チャンバ
ー内を真空にする真空ポンプを備えたことを特徴とする
半導体装置の製造装置。
1. A vacuum pump for vacuuming the inside of an airtight chamber in an apparatus for irradiating the entire main surface of the photoresist film with ultraviolet light after transfer exposure of a predetermined circuit pattern onto the photoresist film and before development. An apparatus for manufacturing a semiconductor device, comprising:
【請求項2】 前記気密チャンバー内をつねに一定の真
空度に保つために、予備チャンバーを備えたことを特徴
とする請求項1記載の半導体装置の製造装置。
2. The apparatus for manufacturing a semiconductor device according to claim 1, further comprising a preliminary chamber for keeping a constant degree of vacuum in the airtight chamber.
JP6101114A 1994-05-16 1994-05-16 Production device for semiconductor device Pending JPH07307274A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP6101114A JPH07307274A (en) 1994-05-16 1994-05-16 Production device for semiconductor device

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP6101114A JPH07307274A (en) 1994-05-16 1994-05-16 Production device for semiconductor device

Publications (1)

Publication Number Publication Date
JPH07307274A true JPH07307274A (en) 1995-11-21

Family

ID=14292053

Family Applications (1)

Application Number Title Priority Date Filing Date
JP6101114A Pending JPH07307274A (en) 1994-05-16 1994-05-16 Production device for semiconductor device

Country Status (1)

Country Link
JP (1) JPH07307274A (en)

Cited By (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2002343708A (en) * 2001-05-21 2002-11-29 Toshiba Corp Substrate processing system and heat treating method
KR100364089B1 (en) * 2000-08-03 2002-12-12 주식회사 아펙스 Hot plate apparatus with vacuum buffer chamber
KR100613357B1 (en) * 2005-08-02 2006-08-22 동부일렉트로닉스 주식회사 Manufacturing apparatus and method of semiconductor device
CN110783495A (en) * 2018-07-24 2020-02-11 三星显示有限公司 Display device manufacturing method and display device manufacturing system

Cited By (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR100364089B1 (en) * 2000-08-03 2002-12-12 주식회사 아펙스 Hot plate apparatus with vacuum buffer chamber
JP2002343708A (en) * 2001-05-21 2002-11-29 Toshiba Corp Substrate processing system and heat treating method
KR100613357B1 (en) * 2005-08-02 2006-08-22 동부일렉트로닉스 주식회사 Manufacturing apparatus and method of semiconductor device
CN110783495A (en) * 2018-07-24 2020-02-11 三星显示有限公司 Display device manufacturing method and display device manufacturing system

Similar Documents

Publication Publication Date Title
JP3696156B2 (en) Coating film heating apparatus and resist film processing method
JPH0542133B2 (en)
JPS61174639A (en) Method of photo etching
US20090305174A1 (en) Method of forming resist pattern
JPH07307274A (en) Production device for semiconductor device
US4806456A (en) Dry development method for a resist film and an apparatus therefor
JP2005123651A (en) Resist film processing apparatus and method of forming resist pattern
EP0197286B1 (en) A dry development method for a resist film
JPH05206009A (en) Manufacturing apparatus for semiconductor device
JPH05304084A (en) Ultraviolet ray irradiation device
US4882263A (en) Method of treating photoresists
US4888271A (en) Method of treating photoresists
JP2854716B2 (en) Exposure equipment
JPS63232332A (en) Treatment of resist
JPH06110197A (en) Formation of mask forming fine pattern and device therefor
JPS60165723A (en) Forming method for fine pattern
JP2722491B2 (en) Resist treatment method
JP2692124B2 (en) Resist treatment method
JPS6043824A (en) Manufacture of semiconductor device
JPH03131024A (en) Semiconductor etching
JPH05234957A (en) Manufacture of semiconductor device
JPS59194437A (en) Pattern processing apparatus
JPH07153662A (en) Pattern drawing apparatus
JPH0637006A (en) Semiconductor treating apparatus
KR200161792Y1 (en) Semiconductor exposure apparatus