JPH07131136A - Manufacture of thick film wiring substrate - Google Patents

Manufacture of thick film wiring substrate

Info

Publication number
JPH07131136A
JPH07131136A JP29462793A JP29462793A JPH07131136A JP H07131136 A JPH07131136 A JP H07131136A JP 29462793 A JP29462793 A JP 29462793A JP 29462793 A JP29462793 A JP 29462793A JP H07131136 A JPH07131136 A JP H07131136A
Authority
JP
Japan
Prior art keywords
film
insulating film
copper plating
thin plate
pattern
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP29462793A
Other languages
Japanese (ja)
Other versions
JP2750809B2 (en
Inventor
Masahiko Tatsuki
雅彦 辰木
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Sumitomo Riko Co Ltd
Original Assignee
Sumitomo Riko Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Sumitomo Riko Co Ltd filed Critical Sumitomo Riko Co Ltd
Priority to JP29462793A priority Critical patent/JP2750809B2/en
Publication of JPH07131136A publication Critical patent/JPH07131136A/en
Application granted granted Critical
Publication of JP2750809B2 publication Critical patent/JP2750809B2/en
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Landscapes

  • Manufacturing Of Printed Wiring (AREA)
  • Non-Metallic Protective Coatings For Printed Circuits (AREA)
  • Printing Elements For Providing Electric Connections Between Printed Circuits (AREA)

Abstract

PURPOSE:To provide a thick film wiring substrate which can be simply separated without die stamping to obtain a large number of boards. CONSTITUTION:A photoresist pattern 21 is formed on the surface of an aluminum substrate 20, and a copper plating layer 22 is formed thereon by electroplating. A coating film 23 of epoxy resin is formed on the copper plating layer by electrodeposition coating, and is heated and cured. The aluminum substrate is dissolved and removed to obtain a pattern plating formation A. Another copper plating layer 22a is formed on the copper plating layer, and a coating film 24 is formed thereon by electrodeposition coating. Two pattern plating formations A are heated and cure in such a way that the coating films 24 are superposed, and to obtain a pattern plating laminate B. Through holes are formed in specified points on the copper plating layers, and a copper plating layer is formed within the through holes to provide continuity between the upper and lower copper plating layers. The coating film is removed by excimer laser processing in the positions of electrode terminals to expose them.

Description

【発明の詳細な説明】Detailed Description of the Invention

【0001】[0001]

【産業上の利用分野】本発明は、厚膜配線基板の製造方
法に係り、特にファインパターンの形成に適した厚膜配
線基板の製造方法に関する。
BACKGROUND OF THE INVENTION 1. Field of the Invention The present invention relates to a method for manufacturing a thick film wiring board, and more particularly to a method for manufacturing a thick film wiring board suitable for forming a fine pattern.

【0002】[0002]

【従来の技術】めっき法やエッチング法によって形成さ
れた膜厚の厚い導体回路を備えた厚膜配線基板は、動作
電流の大きな小型コイル,高密度コネクタ,高密度配線
基板等の電子部品の分野で必要とされており、特に近年
の電子機器の小型化に伴いこれら電子部品の一層の小型
化の要請が大になっている。このため、厚膜配線基板の
導体パターンのピッチも10本/mm以上という非常に
ファインなものが要求されてきている。従来、この種の
厚膜配線基板は、例えば特公平2−19992号公報に
示されているように製造されていた。以下に、その製造
工程の概略を図4および図5により説明する。まず、ア
ルミニウム等の薄板1に所望のホトレジストパターン2
を形成し(図4(a)参照)、その後、ピロリン酸銅め
っき液を用い電流密度5A/dm2 で電気めっき法によ
り配線密度5本/mm以上で膜厚15〜200μmの銅
導体パターン3を形成する(図4(b)参照)。絶縁性
基板4の両面に接着剤5を塗布し、この絶縁基板4を挟
んで銅導体パターンを設けた2枚の薄板1を導体パター
ンを接着剤5に接着させることにより固定させる(図4
(c)参照)。両薄板1を絶縁性基板4に熱圧着させる
ことにより両薄板1と絶縁性基板4は強固に固定される
(図4(d)参照)。
2. Description of the Related Art Thick film wiring boards having thick conductor circuits formed by plating or etching are used in electronic parts such as small coils, high density connectors, and high density wiring boards with large operating current. In particular, with the recent miniaturization of electronic devices, there is a great demand for further miniaturization of these electronic components. For this reason, the pitch of the conductor pattern of the thick film wiring board is required to be very fine, that is, 10 lines / mm or more. Conventionally, this kind of thick film wiring substrate has been manufactured as disclosed in, for example, Japanese Patent Publication No. 2-19992. The outline of the manufacturing process will be described below with reference to FIGS. 4 and 5. First, a desired photoresist pattern 2 is formed on a thin plate 1 made of aluminum or the like.
(See FIG. 4 (a)), and then a copper conductor pattern 3 having a wiring density of 5 wires / mm or more and a film thickness of 15 to 200 μm is formed by an electroplating method using a copper pyrophosphate plating solution at a current density of 5 A / dm 2. Are formed (see FIG. 4B). An adhesive 5 is applied to both surfaces of the insulating substrate 4, and two thin plates 1 provided with copper conductor patterns sandwiching the insulating substrate 4 are fixed by adhering the conductor patterns to the adhesive 5 (FIG. 4).
(See (c)). The thin plates 1 and the insulating substrate 4 are firmly fixed by thermocompression bonding the thin plates 1 to the insulating substrate 4 (see FIG. 4D).

【0003】つづいて、両薄板1を熱アルカリ液中にて
溶解させて除去することにより厚膜導体基板Fを得る
(図4(e)参照)。この厚膜導体基板Fを、両側の銅
導体パターン3の内の所定の導体を接続するために、基
板にスルーホール6を設け(図5(f)参照)、電気め
っきによりスルーホール6内を導通させ、両導体間を接
続させる(図5(g)参照)。このとき、銅導体パター
ン3にもめっきされ、膜厚が厚くなり導体抵抗を低減さ
せることができる。さらに厚膜導体基板Fの両面に入力
端子部(図示しない)を除いて導電膜保護用のカバーコ
ート膜7を設ける(図5(h)参照)。そして、多数個
取り厚膜導体基板Fを金型を用いて打ち抜き、個々の厚
膜導体基板に分割する(図5(i)参照)。
Subsequently, both thin plates 1 are dissolved and removed in a hot alkaline solution to obtain a thick film conductor substrate F (see FIG. 4 (e)). This thick film conductor board F is provided with through holes 6 in the board in order to connect predetermined conductors in the copper conductor patterns 3 on both sides (see FIG. 5F), and the inside of the through holes 6 is electroplated. Conduction is made and both conductors are connected (see FIG. 5 (g)). At this time, the copper conductor pattern 3 is also plated, so that the film thickness becomes thicker and the conductor resistance can be reduced. Further, a cover coat film 7 for protecting the conductive film is provided on both surfaces of the thick film conductor substrate F except for the input terminal portion (not shown) (see FIG. 5 (h)). Then, the multi-cavity thick-film conductor board F is punched out using a die to divide it into individual thick-film conductor boards (see FIG. 5 (i)).

【0004】[0004]

【発明が解決しようとする課題】しかし、上記厚膜配線
基板の製造方法においては、2層の導電配線膜を設けこ
れを一体化させるために肉厚かつ硬質の絶縁基板を用い
る必要があり、多数個取り基板において最終の基板分割
の際に、絶縁基板、カバーコート膜を壊さないように信
頼性良く打ち抜くことは非常に困難であるという問題が
ある。本発明は、上記した問題を解決しようとするもの
で、分割が容易でかつ信頼性に優れた厚膜配線基板を得
ることができる厚膜配線基板の製造方法を提供すること
を目的とする。
However, in the above-mentioned method for manufacturing a thick film wiring board, it is necessary to use a thick and hard insulating substrate to provide two layers of conductive wiring films and integrate them. There is a problem that it is very difficult to reliably punch out the insulating substrate and the cover coat film at the time of the final substrate division in the multi-cavity substrate so as not to destroy them. The present invention is intended to solve the above problems, and an object of the present invention is to provide a method for manufacturing a thick film wiring board that can obtain a thick film wiring board that is easy to divide and has excellent reliability.

【0005】[0005]

【課題を解決するための手段】上記目的を達成するため
に、上記請求項1に係る発明の構成上の特徴は、金属薄
板の表面側に所定のレジストパターンを設けるホトリソ
グラフィ工程と、金属薄板の表面側のレジストパターン
以外の部分にめっき法により導電膜を設けるめっき工程
と、金属薄板の表面側に導電膜を中心として第1絶縁膜
を被覆し固定する第1絶縁膜形成工程と、金属薄板を除
去して配線パターン成形品を設ける金属薄板除去工程
と、配線パターン成形品の金属薄板除去側に接着性を有
する第2絶縁膜を設ける第2絶縁膜形成工程と、第2絶
縁膜を設けた2枚の配線パターン成形品を第2絶縁膜を
重ね合わせることにより積層し固定させる積層工程と、
積層された配線パターン成形品の上下の導電膜の内の所
定の部分にスルーホールを設けるスルーホール形成工程
と、スルーホール内に導体層を設けて上下の導電膜を導
通させるスルーホール導通工程と、絶縁膜の一部を除去
して電極位置の導電膜を露出させる電極形成工程とを設
けたことにある。
In order to achieve the above object, the structural features of the invention according to claim 1 are a photolithography step of providing a predetermined resist pattern on the surface side of a metal thin plate, and a metal thin plate. A plating step of providing a conductive film on a portion other than the resist pattern on the surface side of the metal by a plating method, a first insulating film forming step of covering and fixing the first insulating film centering on the conductive film on the surface side of the thin metal plate, A metal thin plate removing step of removing the thin plate to provide a wiring pattern molded product; a second insulating film forming process of providing a second insulating film having adhesiveness on the metal thin plate removing side of the wiring pattern molded product; and a second insulating film. A stacking step of stacking and fixing the two wiring pattern molded products provided by stacking the second insulating film on each other;
Through-hole forming step of providing a through-hole in a predetermined portion of the upper and lower conductive films of the laminated wiring pattern molded product, and a through-hole conducting step of providing a conductor layer in the through-hole to electrically connect the upper and lower conductive films. And an electrode forming step of exposing a conductive film at an electrode position by removing a part of the insulating film.

【0006】また、上記請求項2に係る発明の構成上の
特徴は、前記請求項1に記載の厚膜配線基板の製造方法
において、第1絶縁膜及び第2絶縁膜を電着塗装法によ
り形成し、同第1絶縁膜及び第2絶縁膜の固定を加熱焼
き付けにより行うようにしたことにある。
[0006] Further, the structural feature of the invention according to claim 2 is that in the method for manufacturing a thick film wiring board according to claim 1, the first insulating film and the second insulating film are formed by an electrodeposition coating method. The first insulating film and the second insulating film are formed and fixed by heating.

【0007】[0007]

【発明の作用・効果】上記のように構成した請求項1に
係る発明においては、金属薄板の表面側に導電膜を設け
た後、導電膜を中心として第1絶縁膜を被覆して接着固
定させることにより、金属薄板を除去した後の導電膜を
第1絶縁膜により支持するようにしている。この配線パ
ターン成形品の金属薄板を除去した側に接着性を有する
第2絶縁膜を設け、第2絶縁膜によって2枚の配線パタ
ーン成形品を積層し固定させることにより、積層基板が
得られる。そして、積層基板の上下の所定の導電膜間を
スルーホールを介して導通させ、さらに電極端子部分の
第1絶縁膜を除去することにより電極端子を設ける。そ
の結果、導電膜のほとんど設けられていない多数個取り
基板の分割部分には第1及び第2絶縁膜がほとんど設け
られないので、多数個取り基板の分割に金型を用いた打
ち抜き作業を行う必要がなく導電膜等の分離のみの簡単
な作業により行うことができる。さらに、分離により基
板が損傷を受けることがないので、厚膜配線基板の信頼
性が高められる。また、第1絶縁膜及び第2絶縁膜は、
導電膜支持用と共に導電膜保護用及び接着剤も兼ねてい
るので、別途保護膜及び接着剤層を設ける必要がない。
In the invention according to claim 1 configured as described above, after the conductive film is provided on the surface side of the thin metal plate, the first insulating film is covered around the conductive film to bond and fix it. By doing so, the conductive film after the thin metal plate is removed is supported by the first insulating film. A laminated insulating substrate is obtained by providing a second insulating film having adhesiveness on the side of the wiring pattern molded product from which the thin metal plate is removed, and stacking and fixing two wiring pattern molded products by the second insulating film. Then, the upper and lower predetermined conductive films of the laminated substrate are electrically connected through the through holes, and the first insulating film in the electrode terminal portion is removed to provide the electrode terminal. As a result, since the first and second insulating films are scarcely provided in the divided portions of the multi-cavity substrate where the conductive film is scarcely provided, a punching operation using a die is performed to divide the multi-cavity substrate. It is not necessary and can be performed by a simple operation of only separating the conductive film and the like. Further, since the substrate is not damaged by the separation, the reliability of the thick film wiring substrate is improved. The first insulating film and the second insulating film are
Since it serves both as a conductive film supporting material and as a conductive film protecting material and an adhesive, it is not necessary to separately provide a protective film and an adhesive layer.

【0008】また、上記のように構成した請求項2に係
る発明においては、第1絶縁膜及び第2絶縁膜の形成
を、電着塗装法により行うようにしたことにより、電着
塗料は導電膜の上にのみ析出し、絶縁部分には析出しな
いので、従って多数個取り基板に分割位置に塗料が析出
することがなく、基板の分離を容易に行うことができる
効果が得られる
Further, in the invention according to claim 2 configured as described above, since the first insulating film and the second insulating film are formed by the electrodeposition coating method, the electrodeposition coating is conductive. Since it deposits only on the film and not on the insulating part, the paint does not deposit at the dividing positions on the multi-cavity substrate, and the effect that the substrate can be easily separated is obtained.

【0009】[0009]

【実施例】以下、本発明の一実施例を図面により説明す
る。図1は、本発明を適用した平板型モータのステータ
部品を概略的に示したものである。このステータ部品1
0は、外径35mmφ×内径6mmφ×厚さ0.5mm
の円環状の厚膜配線基板であり、外周側の一部に電極端
子部11を設け、中央の30mmφの範囲に9個の等分
割されたコイル部12を設けており、コイル部12の外
側は外枠部13が設けられている。コイル部12は、隣
接する2個を40°ずつ隔てて3組設けたA極部12a
と、1個を80°ずつ隔てて3個設けたB極部12bと
に分けられている。A極部12aは、電極端子部11の
外側端子11aに接続されており、B極部12bは、電
極端子部11の内側端子11bに接続されている。平板
型モータは、12個の磁石をN極とS極を交互に配置さ
せたロータ部品(図示しない)をステータ部品10に対
向させて形成される。
DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS An embodiment of the present invention will be described below with reference to the drawings. FIG. 1 schematically shows a stator component of a flat plate type motor to which the present invention is applied. This stator component 1
0 is outer diameter 35 mmφ x inner diameter 6 mmφ x thickness 0.5 mm
This is an annular thick film wiring substrate of No. 1, in which an electrode terminal portion 11 is provided on a part of the outer peripheral side, and nine equally divided coil portions 12 are provided in a central 30 mmφ range. Is provided with an outer frame portion 13. The coil portion 12 is an A pole portion 12a in which three sets are provided with two adjacent coils separated by 40 °.
And the B pole portion 12b, which is provided with three pieces each separated by 80 °. The A pole portion 12a is connected to the outer terminal 11a of the electrode terminal portion 11, and the B pole portion 12b is connected to the inner terminal 11b of the electrode terminal portion 11. The flat plate type motor is formed by facing a stator component 10 with a rotor component (not shown) in which twelve magnets are alternately arranged with north and south poles.

【0010】つぎに、コイル部12および電極端子部1
1を含む厚膜配線基板の製造工程について説明する。ま
ず、厚さ0.1mmのアルミニウム板20を用意し、こ
のアルミニウム板20の一表面側にホトリソグラフィ技
術により所定のパターンのホトレジスト膜21を設ける
(図2(a)参照)。ホトレジストは、ポジ型,ネガ型
のいずれでも良く、液体又はフィルムのいずれでもよい
が、アルミニウム板20との密着性が良く、かつ、めっ
き液中にて剥離しない特性を備えたものであることが必
要である。
Next, the coil portion 12 and the electrode terminal portion 1
A manufacturing process of the thick film wiring board including the above-mentioned No. 1 will be described. First, an aluminum plate 20 having a thickness of 0.1 mm is prepared, and a photoresist film 21 having a predetermined pattern is provided on one surface side of the aluminum plate 20 by a photolithography technique (see FIG. 2A). The photoresist may be either a positive type or a negative type, and may be either a liquid or a film, but it should have good adhesiveness with the aluminum plate 20 and have the property of not peeling in the plating solution. is necessary.

【0011】つぎに、アルミニウム板20のホトレジス
ト形成面に、亜鉛置換等の下地処理をした後に、電気め
っき法により銅めっき層22を形成する(図2(b)参
照)。めっき液としては硫酸銅溶液を用い、電流密度2
0A/dm2 で約15分めっきを行うことにより膜厚6
0μmのめっき層が得られる。つぎに、アルミニウム板
20の銅めっき形成面にエポキシ系樹脂を用いた電着塗
装法により、厚さ20〜40μmの塗料膜23を設け、
さらに塗料膜23を180°Cで熱処理することにより
焼き付け硬化させ、銅めっき層22との密着を強固にす
る(図2(c)参照)。ここで、電着塗装による塗料膜
23は、銅めっき層22の周囲に成長するので、多数個
取り基板において分割線位置には銅めっき用リード線の
設けられている部分にのみ塗料膜が形成される。さら
に、支持用のアルミニウム板20をアルカリ性エッチン
グ液によって除去し、パターンめっき成形品Aを得る
(図2(d)参照)。このとき、銅めっき層22は、塗
料膜23に固定されており、塗料膜23は焼き付けによ
って硬化しているので、パターンめっき成形品Aは平板
形状を維持している。
Next, after a surface treatment such as zinc substitution is performed on the photoresist forming surface of the aluminum plate 20, a copper plating layer 22 is formed by electroplating (see FIG. 2B). Copper sulphate solution is used as the plating solution and the current density is 2
By plating at 0 A / dm 2 for about 15 minutes, the film thickness is 6
A plating layer of 0 μm is obtained. Next, a coating film 23 having a thickness of 20 to 40 μm is provided on the copper plating forming surface of the aluminum plate 20 by an electrodeposition coating method using an epoxy resin,
Further, the paint film 23 is heat-treated at 180 ° C. to be baked and hardened to strengthen the adhesion with the copper plating layer 22 (see FIG. 2C). Here, since the paint film 23 formed by electrodeposition coating grows around the copper plating layer 22, the paint film is formed only on the part where the copper plating lead wire is provided at the dividing line position on the multi-piece substrate. To be done. Further, the supporting aluminum plate 20 is removed with an alkaline etching solution to obtain a pattern-plated molded product A (see FIG. 2 (d)). At this time, since the copper plating layer 22 is fixed to the paint film 23 and the paint film 23 is hardened by baking, the pattern-plated molded product A maintains a flat plate shape.

【0012】このパターンめっき成形品Aの銅めっき層
22露出部分に、上記と同様の条件により電気めっき法
により銅めっき層22aを設け(図2(e)参照)、銅
めっき層の抵抗を低減させる。そして、銅めっき層22
a露出面に、電着塗装法により上記と同様の条件により
塗料膜24を設ける(図2(f)参照)。そして、塗料
膜24を設けた2枚のパターンめっき成形品Aを、塗料
膜24形成面を貼り合わせ(図3(g)参照)、この状
態で塗料の焼き付けを行うことにより両パターンめっき
成形品を積層し一体化させパターンめっき積層品Bとす
る(図3(h)参照)。
A copper plating layer 22a is provided on the exposed portion of the copper plating layer 22 of this pattern-plated molded product A by the electroplating method under the same conditions as described above (see FIG. 2 (e)) to reduce the resistance of the copper plating layer. Let Then, the copper plating layer 22
The paint film 24 is provided on the exposed surface under the same conditions as above by the electrodeposition coating method (see FIG. 2 (f)). Then, the two pattern-plated molded products A provided with the paint film 24 are adhered to each other on the surfaces on which the paint film 24 is formed (see FIG. 3 (g)), and the paint is baked in this state to form both pattern-plated molded products. Are laminated and integrated to form a pattern-plated laminated product B (see FIG. 3 (h)).

【0013】パターンめっき積層品Bの2層の銅めっき
層22の内の、所定の部分の上下銅めっき層22を導通
させるためにドリル等により穴開け加工してスルーホー
ル25を設け(図3(i)参照)、さらに電気めっき法
によりスルーホール25内に銅めっき層25aを設け上
下の銅めっき層22間を導通させる(図3(j)参
照)。さらに、パターンめっき積層品Bの入力端子部位
置の塗料膜23をエキシマレーザ加工により除去し、銅
めっき層22を露出させ電極端子26を形成することに
より、厚膜配線基板が得られる(図3(k)参照)。そ
して、厚膜配線基板は、電気めっき用のリード線部分を
切り離すことにより、各個別厚膜配線基板に分割され
る。
Of the two copper plating layers 22 of the pattern plating laminate B, a through hole 25 is provided by drilling with a drill or the like in order to electrically connect the upper and lower copper plating layers 22 at predetermined portions (see FIG. 3). (See (i)), and further, the copper plating layer 25a is provided in the through hole 25 by the electroplating method to electrically connect the upper and lower copper plating layers 22 (see FIG. 3 (j)). Further, the paint film 23 at the position of the input terminal portion of the pattern-plated laminate B is removed by excimer laser processing, the copper plating layer 22 is exposed and the electrode terminals 26 are formed, whereby a thick film wiring board is obtained (FIG. 3). (See (k)). Then, the thick film wiring board is divided into individual thick film wiring boards by separating the lead wire portion for electroplating.

【0014】以上に説明したように、上記厚膜配線基板
は、導電膜を支持する支持体を電着塗装法による塗料膜
によって構成したことにより、塗料膜が接着剤の機能を
果たすと共に銅めっき層を保護するカバーコートの機能
も果たす。従って、接着剤とカバーコート剤が不要にな
るので材料コストを低減させ、かつ接着剤とカバーコー
ト剤の塗布の手間が省けて製造コストも低減させること
ができる。また、塗料膜が銅めっき層を中心に形成され
るので、電気めっき用のリード線により連結された多数
個取り基板の切り離し部分に塗料がほとんど析出せず、
従って個々の配線基板への切り離しを金型等を用いず鋏
等で簡単に行うことができる。その結果、切り離しによ
り基板に損傷が生じることもなく、配線基板の信頼性が
高められる。
As described above, in the thick film wiring board, the support for supporting the conductive film is constituted by the paint film by the electrodeposition coating method, so that the paint film functions as an adhesive and copper plating is performed. It also acts as a cover coat to protect the layers. Therefore, the adhesive agent and the cover coating agent are not required, so that the material cost can be reduced, and the labor for applying the adhesive agent and the cover coating agent can be saved to reduce the manufacturing cost. In addition, since the paint film is formed centering on the copper plating layer, the paint hardly deposits on the separated part of the multi-piece board connected by the lead wire for electroplating,
Therefore, cutting into individual wiring boards can be easily performed with scissors or the like without using a mold or the like. As a result, the reliability of the wiring board is improved without damaging the board due to the separation.

【0015】なお、上記各実施例においては、電着塗装
法によるエポキシ系の塗料膜を用いているが、電着塗装
法に限るものではなく、ホトリソグラフィ法によるホト
レジスト膜を用いてもよい。また、エポキシ系の塗料膜
の他にポリイミド膜等の有機系材料の膜を用いてもよ
い。また、導体層として、銅めっき層に限らず他の金属
めっき層あるいは蒸着膜等を用いてもよい。さらに、上
記各実施例においては、本発明を平板型モータのステー
タ部の製造に適用しているが、その他小型コイル、高密
度コネクタ、高密度配線基板等に適用してもよい。
In each of the above embodiments, the epoxy-based paint film formed by the electrodeposition coating method is used, but the invention is not limited to the electrodeposition coating method, and a photoresist film formed by the photolithography method may be used. In addition to the epoxy-based paint film, a film of an organic material such as a polyimide film may be used. Further, the conductor layer is not limited to the copper plating layer, and another metal plating layer or vapor deposition film may be used. Furthermore, although the present invention is applied to the manufacture of the stator portion of the flat plate type motor in each of the above embodiments, it may be applied to other small coils, high density connectors, high density wiring boards and the like.

【図面の簡単な説明】[Brief description of drawings]

【図1】本発明を適用した平面型モータのステータ部を
示す平面図である。
FIG. 1 is a plan view showing a stator portion of a planar motor to which the present invention is applied.

【図2】本発明の一実施例に係る厚膜配線基板の製造工
程の一部を示す断面図である。
FIG. 2 is a cross-sectional view showing a part of the manufacturing process of the thick film wiring substrate according to the embodiment of the present invention.

【図3】同厚膜配線基板の製造工程の一部を示す断面図
である。
FIG. 3 is a cross-sectional view showing a part of a manufacturing process for the same thick film wiring board.

【図4】従来例に係る厚膜配線基板の製造工程の一部を
示す断面図である。
FIG. 4 is a cross-sectional view showing a part of a manufacturing process of a thick film wiring board according to a conventional example.

【図5】同厚膜配線基板の製造工程の一部を示す断面図
である。
FIG. 5 is a cross-sectional view showing a part of a manufacturing process for the same thick film wiring board.

【符号の説明】[Explanation of symbols]

10;ステータ部品、11;電極端子部、12;コイル
部、12a;A極部、12b;B極部、20;アルミニ
ウム基板、21;ホトレジスト膜、22,22a;銅め
っき層、23,24;塗料膜、25;スルーホール、2
5a;銅めっき層、26;電極端子、A;パターンめっ
き成形品、B;パターンめっき積層品。
10; Stator component, 11; Electrode terminal part, 12; Coil part, 12a; A pole part, 12b; B pole part, 20; Aluminum substrate, 21; Photoresist film, 22, 22a; Copper plating layer, 23, 24; Paint film, 25; through hole, 2
5a: Copper plating layer, 26: Electrode terminal, A: Pattern plating molded product, B: Pattern plating laminated product.

Claims (2)

【特許請求の範囲】[Claims] 【請求項1】 金属薄板の表面側に所定のレジストパタ
ーンを設けるホトリソグラフィ工程と、 前記金属薄板の表面側のレジストパターン以外の部分に
めっき法により導電膜を設けるめっき工程と、 前記金属薄板の表面側に前記導電膜を中心として第1絶
縁膜を被覆し固定する第1絶縁膜形成工程と、 前記金属薄板を除去して配線パターン成形品を設ける金
属薄板除去工程と、 前記配線パターン成形品の前記金属薄板除去側に接着性
を有する第2絶縁膜を設ける第2絶縁膜形成工程と、 前記第2絶縁膜を設けた2枚の配線パターン成形品を同
第2絶縁膜を重ね合わせることにより積層し固定させる
積層工程と、 前記積層された配線パターン成形品の上下の導電膜の内
の所定の部分にスルーホールを設けるスルーホール形成
工程と、 前記スルーホール内に導体層を設けて、前記上下の導電
膜を導通させるスルーホール導通工程と、 前記絶縁膜の一部を除去して電極位置の導電膜を露出さ
せる電極形成工程とを設けたことを特徴とする厚膜配線
基板の製造方法。
1. A photolithography step of providing a predetermined resist pattern on the front surface side of the metal thin plate, a plating step of providing a conductive film on a portion other than the resist pattern on the front surface side of the metal thin plate by a plating method, and a photolithography step of the metal thin plate. A first insulating film forming step of covering and fixing a first insulating film centering on the conductive film on the front surface side, a metal thin plate removing step of removing the metal thin plate to provide a wiring pattern molded product, the wiring pattern molded product And a second insulating film forming step of providing a second insulating film having adhesiveness on the metal thin plate removal side, and superimposing the two second insulating films on the two wiring pattern molded products provided with the second insulating film. And a through-hole forming step of providing through-holes at predetermined portions in the upper and lower conductive films of the laminated wiring pattern molded article, and A conductive layer is provided in the via hole to form a through-hole conduction step for conducting the upper and lower conductive films, and an electrode forming step for removing a part of the insulating film to expose the conductive film at the electrode position. A method for manufacturing a thick film wiring board characterized by the above.
【請求項2】 前記請求項1に記載の厚膜配線基板の製
造方法において、 前記第1絶縁膜及び第2絶縁膜を電着塗装法により形成
し、同第1絶縁膜及び第2絶縁膜の固定を加熱焼き付け
により行うようにしたことを特徴とする厚膜配線基板の
製造方法。
2. The method for manufacturing a thick film wiring board according to claim 1, wherein the first insulating film and the second insulating film are formed by an electrodeposition coating method, and the first insulating film and the second insulating film are formed. The method for manufacturing a thick film wiring board is characterized in that the fixing is performed by heating and baking.
JP29462793A 1993-10-29 1993-10-29 Method of manufacturing thick film wiring board Expired - Fee Related JP2750809B2 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP29462793A JP2750809B2 (en) 1993-10-29 1993-10-29 Method of manufacturing thick film wiring board

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP29462793A JP2750809B2 (en) 1993-10-29 1993-10-29 Method of manufacturing thick film wiring board

Publications (2)

Publication Number Publication Date
JPH07131136A true JPH07131136A (en) 1995-05-19
JP2750809B2 JP2750809B2 (en) 1998-05-13

Family

ID=17810210

Family Applications (1)

Application Number Title Priority Date Filing Date
JP29462793A Expired - Fee Related JP2750809B2 (en) 1993-10-29 1993-10-29 Method of manufacturing thick film wiring board

Country Status (1)

Country Link
JP (1) JP2750809B2 (en)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6920681B2 (en) * 2000-06-16 2005-07-26 Canon Kabushiki Kaisha Method of preparing an electromagnetic actuator using a substrate
CN106961803A (en) * 2017-04-07 2017-07-18 安捷利电子科技(苏州)有限公司 A kind of preparation method of lifting PCB circuit depth-width ratios

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6920681B2 (en) * 2000-06-16 2005-07-26 Canon Kabushiki Kaisha Method of preparing an electromagnetic actuator using a substrate
CN106961803A (en) * 2017-04-07 2017-07-18 安捷利电子科技(苏州)有限公司 A kind of preparation method of lifting PCB circuit depth-width ratios

Also Published As

Publication number Publication date
JP2750809B2 (en) 1998-05-13

Similar Documents

Publication Publication Date Title
US5369881A (en) Method of forming circuit wiring pattern
US5326412A (en) Method for electrodepositing corrosion barrier on isolated circuitry
JPH04245693A (en) Three-dimensional electrodepositing circuit
US5366794A (en) Tape carrier for semiconductor apparatus
JPH08204333A (en) Manufacture of printed wiring board
JPH05327211A (en) Multilayer flexible printed board and manufacture thereof
WO2019172123A1 (en) Wiring substrate and method for producing same
JP2750809B2 (en) Method of manufacturing thick film wiring board
USRE29284E (en) Process for forming interconnections in a multilayer circuit board
JP2717200B2 (en) Method of forming overlay plating on electronic component mounting substrate
JP7127995B2 (en) Wiring board manufacturing method
JP2000091722A (en) Printed wiring board and its manufacture
JPH1079568A (en) Manufacturing method of printed circuit board
JPH06120660A (en) Production of multilayer electronic component mounting board
JP2787228B2 (en) Method of manufacturing flexible circuit board
CN109950017B (en) Electronic component and method for manufacturing electronic component
JP3568249B2 (en) Semiconductor device and method for manufacturing chip carrier used therein
JP2002050715A (en) Manufacturing method of semiconductor package
JP2000353726A (en) Manufacture of film carrier
JPH1117059A (en) Ball grid array board and continued body thereof
JPS62243791A (en) Selective formation of electroplated layer
KR100678420B1 (en) Coil film for vibration motor and the method thereof
JPH05226839A (en) Manufacture of multilayered circuit board
JPH0897563A (en) Manufacture of multilayer printed wiring board
JP4146926B2 (en) Support spring member with wiring for optical and magnetic head and method for manufacturing the same

Legal Events

Date Code Title Description
LAPS Cancellation because of no payment of annual fees